Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3199478.3199493acmotherconferencesArticle/Chapter ViewAbstractPublication PagesiccspConference Proceedingsconference-collections
research-article

An Improved Cross-Coupled NAND Gates PUF for Bank IC Card

Published: 16 March 2018 Publication History

Abstract

This paper presents some verifications and improved considerations of NAND PUF, which was introduced recently [1]. For embedded system such as IC cards, the secret data in memory is vulnerable, so it has to be encrypted and secured. PUF circuit is sensitive to environmental condition, especially in the temperature range influences and variations of current and voltages. This proposed bank IC card would be operated in AB class standard, i.e. voltage would be constant except for power mode changing. Nevertheless, operational temperatures may vary such as the situation of outdoor ATM. Thus, this paper presented some results of our PUF work in Cadence, also on FPGA board. Around 5ns is spent for stabilization of our PUF output that is under variance temperature when power mode changes. Inter Hamming distances is 48.9%, very near to uniqueness and robustness value, that our PUF is feasible to use in bankcard. The maximum error rates are HDintra(0°C) = 3.9961 and HDintra(80°C) = 3.9916 where at antipoles, while the minimum error rate is HDintra(20°C) = 2.9 at room temperature. For improvement, Repetition, LDPC and SEC-DED codes are considered that would eliminate error rates.

References

[1]
B. Wang, X. Zhang, X. Li, X. Wu, L. Wu, and Y. Bai, "PUF-based encryption method for IC cards on-chip memories," Electron. Lett., vol. 52, no. 20, pp. 1671--1673, Sep. 2016.
[2]
J.-F. Dhem and N. Feyt, "Hardware and software symbiosis helps smart card evolution," IEEE Micro, vol. 21, no. 6, pp. 14--25, 2001.
[3]
J. Yang, L. Gao, and Y. Zhang, "Improving memory encryption performance in secure processors," IEEE Trans. Comput., vol. 54, no. 5, pp. 630--640, 2005.
[4]
H. Hidaka, Ed., Embedded Flash Memory for Embedded Systems: Technology, Design for Sub-systems, and Innovations. Cham: Springer International Publishing, 2018.
[5]
D. Liu, X. Luo, Y. Li, Z. Shao, and Y. Guan, "An energy-efficient encryption mechanism for NVM-based main memory in mobile systems," J. Syst. Archit., vol. 76, pp. 47--57, May 2017.
[6]
"History of the Card Payments System." {Online}. Available: http://www.mastercard.com/us/company/en/docs/history of payments.pdf.
[7]
S. Mthethwa, G. Barbour, and M. Thinyane, "An Improved Smartcard for the South African Social Security Agency (SASSA): A Proof of Life Based Solution," in 2016 International Conference on Information Science and Security (ICISS), 2016, pp. 1--4.
[8]
R. Pappu, "Physical One-Way Functions," Science (80-.)., vol. 297, no. 5589, pp. 2026--2030, Sep. 2002.
[9]
W. Liang, B. Liao, J. Long, Y. Jiang, and L. Peng, "Study on PUF based secure protection for IC design," Microprocess. Microsyst., vol. 45, pp. 56--66, Aug. 2016.
[10]
B. Gassend, D. Clarke, M. van Dijk, and S. Devadas, "Controlled physical random functions," in 18th Annual Computer Security Applications Conference, 2002. Proceedings., 2002, vol. 10, no. 4, pp. 149--160.
[11]
C. Böhm and M. Hofer, Physical Unclonable Functions in Theory and Practice. New York, NY: Springer New York, 2013.
[12]
R. Plaga and D. Merli, "A new Definition and Classification of Physical Unclonable Functions," in Proceedings of the Second Workshop on Cryptography and Security in Computing Systems - CS2 '15, 2015, pp. 7--12.
[13]
Y. Su, J. Holleman, and B. Otis, "A 1.6pJ/bit 96% Stable Chip-ID Generating Circuit using Process Variations," in 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2007, pp. 406--611.
[14]
R. Maes, P. Tuyls, and I. Verbauwhede, "Intrinsic PUFs From Flip-Flops on Reconfigurable Devices," Work. Inf. Syst. Secur., no. 71369, pp. 1--17, 2008.
[15]
S. S. Kumar, J. Guajardo, R. Maes, G.-J. Schrijen, and P. Tuyls, "Extended abstract: The butterfly PUF protecting IP on every FPGA," in 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, 2008, no. 71369, pp. 67--70.
[16]
P. Simons, E. van der Sluis, and V. van der Leest, "Buskeeper PUFs, a promising alternative to D Flip-Flop PUFs," in 2012 IEEE International Symposium on Hardware-Oriented Security and Trust, 2012, pp. 7--12.
[17]
V. van der Leest, G.-J. Schrijen, H. Handschuh, and P. Tuyls, "Hardware intrinsic security from D flip-flops," in Proceedings of the fifth ACM workshop on Scalable trusted computing - STC '10, 2010, p. 53.
[18]
S. Liu, P. Reviriego, L. Xiao, and J. A. Maestro, "A method to recover critical bits under a double error in SEC-DED protected memories," Microelectron. Reliab., vol. 73, pp. 92--96, Jun. 2017.

Cited By

View all
  • (2023)A Novel FPGA Implementation of the NAND-PUF with Minimal Resource Usage and High ReliabilityCryptography10.3390/cryptography70200187:2(18)Online publication date: 3-Apr-2023

Index Terms

  1. An Improved Cross-Coupled NAND Gates PUF for Bank IC Card

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Other conferences
      ICCSP 2018: Proceedings of the 2nd International Conference on Cryptography, Security and Privacy
      March 2018
      187 pages
      ISBN:9781450363617
      DOI:10.1145/3199478
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      In-Cooperation

      • Wuhan Univ.: Wuhan University, China
      • University of Electronic Science and Technology of China: University of Electronic Science and Technology of China

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 16 March 2018

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. FPGA
      2. Physical Unclonable Functions
      3. system-on-chip

      Qualifiers

      • Research-article
      • Research
      • Refereed limited

      Conference

      ICCSP 2018

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)3
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 10 Oct 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2023)A Novel FPGA Implementation of the NAND-PUF with Minimal Resource Usage and High ReliabilityCryptography10.3390/cryptography70200187:2(18)Online publication date: 3-Apr-2023

      View Options

      Get Access

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media