research-article

Energy optimization of branch-aware data variable allocation on hybrid SRAM+NVM SPM for CPS

Authors:

Jiayu YuAuthors Info & Claims

SAC '19: Proceedings of the 34th ACM/SIGAPP Symposium on Applied Computing

Pages 236 - 241

https://doi.org/10.1145/3297280.3297305

Published: 08 April 2019 Publication History

Abstract

With good performance, non-volatile memory (NVM) is being used increasingly in the design of cache or scratchpad memory (SPM) for cyber-physical systems (CPS). This paper presents a branch-aware data variable allocation (BADVA) approach based on hybrid SRAM+NVM SPM for low energy consumption, which consists of branch-based analysis and data variable allocation. The branch-based analysis assigns the corresponding branch prediction for conditional branches of a program. Since the branch prediction may change the Worst-Case Execution Path (WCEP), branch-based analysis is iterated for several times until WCEP is stable. After branch-based analysis, the energy consumption can be calculated according to memory access, by which the data variable allocation determines how to migrate data variables. Based on the existing benchmarks, we conduct experiments to evaluate the proposed approach. Compared with the other algorithms, the maximum and average energy consumption improvement of our approach are 39.4% and 25.1%, respectively.

References

[1]

V. Suhendra, T. Mitra, A. Roychoudhury, and T. Chen, "Wcet centric data allocation to scratchpad memory," in Real-Time Systems Symposium, 2005. RTSS 2005. IEEE International, 2005, pp. 10 pp.-232.

Digital Library

[2]

Y. Xie, Emerging Memory Technologies. Springer New York, 2014.

[3]

Y. T. Chen, J. Cong, H. Huang, B. Liu, C. Liu, M. Potkonjak, and G. Reinman, "Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design," in Conference on Design, Automation and Test in Europe, 2012, pp. 45--50.

Digital Library

[4]

L. Wu, Y. Ding, and W. Zhang, "Characterizing energy consumption of real-time and media benchmarks on hybrid spm-caches," in IEEE Intl Conf on High PERFORMANCE Computing and Communications, 2014 IEEE Intl Symp on Cyberspace Safety and Security, 2014 IEEE Intl Conf on Embedded Software and Syst, 2014, pp. 526--533.

Digital Library

[5]

J. Li, C. J. Xue, and Y. Xu, "Stt-ram based energy-efficiency hybrid cache for cmps," in Ieee/ifip International Conference on Vlsi and System-On-Chip, 2011, pp. 31--36.

[6]

B. M. Lee and G. H. Park, "Performance and energy-efficiency analysis of hybrid cache memory based on sram-mram," in Soc Design Conference, 2013, pp. 247--250.

[7]

Y. Wang, K. Li, J. Zhang, and K. Li, "Energy optimization for data allocation with hybrid sram+nvm spm," IEEE Transactions on Circuits & Systems I Regular Papers, vol. PP, no. 99, pp. 1--12, 2017.

[8]

J. Ahn, S. Yoo, and K. Choi, "Prediction hybrid cache: An energy-efficient stt-ram cache architecture," IEEE Transactions on Computers, vol. 65, no. 3, 2016.

Digital Library

[9]

C. J. Xue, "Emerging non-volatile memories: opportunities and challenges," in Ieee/acm/ifip/International Conference on Hardware/software Codesign and System Synthesis, 2011.

Digital Library

[10]

Z. Wang, Z. Gu, M. Yao, and Z. Shao, "Endurance-aware allocation of data variables on nvm-based scratchpad memory in real-time embedded systems," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 10, pp. 1600--1612, 2015.

Digital Library

[11]

J. Hu, C. J. Xue, Q. Zhuge, W. C. Tseng, and H. M. Sha, "Data allocation optimization for hybrid scratch pad memory with sram and nonvolatile memory," IEEE Transactions on Very Large Scale Integration Systems, vol. 21, no. 6, 2013.

Digital Library

[12]

F. Bodin and I. Puaut, "A wcet-oriented static branch prediction scheme for real time systems," Ecrts, vol. 2005, pp. 33 -- 40, 2005.

Digital Library

[13]

T. Austin, E. Larson, and D. Ernst, "Simplescalar: an infrastructure for computer system modeling," Computer, vol. 35, no. 2, pp. 59--67, 2002.

Digital Library

[14]

Y. Zhang, J. Zhan, J. Yang, W. Jiang, L. Li, L. Zhu, and X. Tang, "Dynamic memory management for hybrid dram-nvm main memory systems," in International Conference on Embedded Software and Systems, 2016, pp. 148--153.

[15]

J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, "The mlardalen wcet benchmarks: Past, present and future," in International Workshop on Worst-Case Execution Time Analysis, Wcet 2010, July 6, 2010, Brussels, Belgium, 2010, pp. 136--146.

Cited By

Shekarisaz MHoseinghorban ABazzaz MSalehi MEjlali A(2022)MASTER: Reclamation of Hybrid Scratchpad Memory to Maximize Energy Saving in Multi-Core Edge SystemsIEEE Transactions on Sustainable Computing10.1109/TSUSC.2021.30494477:4(749-760)Online publication date: 1-Oct-2022
https://doi.org/10.1109/TSUSC.2021.3049447
Long LDu JDeng XLiu RJiang YWang Y(2022)Optimizing data placement and size configuration for morphable NVM based SPM in embedded multicore systemsFuture Generation Computer Systems10.1016/j.future.2022.05.005135(270-282)Online publication date: Oct-2022
https://doi.org/10.1016/j.future.2022.05.005
Bazzaz MHoseinghorban AEjlali A(2021)Fast and Predictable Non-Volatile Data Memory for Real-Time Embedded SystemsIEEE Transactions on Computers10.1109/TC.2020.298826170:3(359-371)Online publication date: 9-Feb-2021
https://dl.acm.org/doi/10.1109/TC.2020.2988261
Show More Cited By

Index Terms

Energy optimization of branch-aware data variable allocation on hybrid SRAM+NVM SPM for CPS

Recommendations

Writing-aware data variable allocation on hybrid SRAM+NVM SPM: work-in-progress
CASES '18: Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Considering the hybrid SPM implemented by SRAM and NVM, this paper presents a data variable allocation approach based on the frequency of writing operations to minimize the writing operations on NVM. This approach can determine how to allocate data ...
Optimizing Data Allocation and Memory Configuration for Non-Volatile Memory Based Hybrid SPM on Embedded CMPs
IPDPSW '12: Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum

The recent emergence of various Non-Volatile Memories (NVMs), with many attractive characteristics such as low leakage power and high-density, provides us with a new way of addressing the memory power consumption problem. In this paper, we target ...
Energy Aware Persistence: Reducing Energy Overheads of Memory-based Persistence in NVMs
PACT '16: Proceedings of the 2016 International Conference on Parallel Architectures and Compilation

Next generation byte addressable nonvolatile memories (NVMs) such as PCM, Memristor, and 3D X-Point are attractive solutions for mobile and other end-user devices, as they offer memory scalability as well as fast persistent storage. However, NVM's ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SAC '19: Proceedings of the 34th ACM/SIGAPP Symposium on Applied Computing

April 2019

2682 pages

ISBN:9781450359337

DOI:10.1145/3297280

Conference Chairs:
Chih-Cheng Hung
Kennesaw State University, Marietta, Georgia
,
George A. Papadopoulos
University of Cyprus, Nicosia, Cyprus

Copyright © 2019 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGAPP: ACM Special Interest Group on Applied Computing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 08 April 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

the Research Fund of National Key Laboratory of Computer Architecture under Grant
the Fundamental Research Funds for the Central Universities of China under Grant

Conference

SAC '19

Sponsor:

SIGAPP

SAC '19: The 34th ACM/SIGAPP Symposium on Applied Computing

April 8 - 12, 2019

Limassol, Cyprus

Acceptance Rates

Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
125
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Shekarisaz MHoseinghorban ABazzaz MSalehi MEjlali A(2022)MASTER: Reclamation of Hybrid Scratchpad Memory to Maximize Energy Saving in Multi-Core Edge SystemsIEEE Transactions on Sustainable Computing10.1109/TSUSC.2021.30494477:4(749-760)Online publication date: 1-Oct-2022
https://doi.org/10.1109/TSUSC.2021.3049447
Long LDu JDeng XLiu RJiang YWang Y(2022)Optimizing data placement and size configuration for morphable NVM based SPM in embedded multicore systemsFuture Generation Computer Systems10.1016/j.future.2022.05.005135(270-282)Online publication date: Oct-2022
https://doi.org/10.1016/j.future.2022.05.005
Bazzaz MHoseinghorban AEjlali A(2021)Fast and Predictable Non-Volatile Data Memory for Real-Time Embedded SystemsIEEE Transactions on Computers10.1109/TC.2020.298826170:3(359-371)Online publication date: 9-Feb-2021
https://dl.acm.org/doi/10.1109/TC.2020.2988261
Deng ZShen HCao DYan ZHuang H(2021)Task scheduling on heterogeneous multiprocessor systems through coherent data allocationConcurrency and Computation: Practice and Experience10.1002/cpe.618333:10Online publication date: 2-Feb-2021
https://doi.org/10.1002/cpe.6183
Xu RSha EZhuge QShi LGu S(2020)Architectural Exploration on Racetrack Memories2020 IEEE 33rd International System-on-Chip Conference (SOCC)10.1109/SOCC49529.2020.9524792(31-36)Online publication date: 8-Sep-2020
https://doi.org/10.1109/SOCC49529.2020.9524792
Takami AHoseinghorban ABazzaz MEjlali A(2020)RIDE: Energy Efficient Data Allocation on Compound Racetrack-SRAM Scratchpad Memory for Real-Time Embedded Systems2020 CSI/CPSSI International Symposium on Real-Time and Embedded Systems and Technologies (RTEST)10.1109/RTEST49666.2020.9140105(1-7)Online publication date: Jun-2020
https://doi.org/10.1109/RTEST49666.2020.9140105

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents