Article

Free access

A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers

Authors:

Gerd Vandersteen,

Petr Dobrovolný,

Stéphane Donnay,

Ivo BolsensAuthors Info & Claims

DAC '00: Proceedings of the 37th Annual Design Automation Conference

Pages 440 - 445

https://doi.org/10.1145/337292.337535

Published: 01 June 2000 Publication History

Abstract

The explosion of the telecommunications market requires miniaturization and cost-effective realization of the front-ends of transceivers for digital telecommunications. New architectures must therefore be simulated at high level. Current methodologies and corresponding tools suffer from common drawbacks, such as lower accuracy, slow simulation speed, etc. A new methodology has been developped for the efficient simulation, at the architectural level, of mixed-signal front-ends of digital telecom transceivers. The efficient execution is obtained using a multi-rate, multi-carrier signal representation together with a dataflow simulation scheme which switches dynamically towards the most efficient signal processing technique available. An implementation of this methodology shows both excellent runtimes and a high accuracy.

References

[1]

Communication toolbox of MATLAB/ SIMULINK, http ://www.mathworks.com/products/communications/.

[2]

I. Vassiliou and A. Sangiovanni-Vincentelli, "A frequencydomain, Volterra series-based behavioral simulation tool for RF systems," Proc. IEEE Custom Integrated Circuits Conference, pp. 21-24, 1999.

[3]

Jeruchim, Balaban and Shanmugan, "Simulation of Communication Systems," Plenum, 1992.

Digital Library

[4]

COSSAP of Synopsis, http://www.synopsis.com/products/dsp/cossap_ds.html.

[5]

SPW of Cadence, http://www.cadence.com/software/cierto/

[6]

A. Rofougaran et al., "A 1 GHz CMOS RF front-end IC for a direct-conversion wireless transceiver," IEEE J. Solid- State Circuits, Vol. 31, pp. 880-889, July 1996.

[7]

J. Crols and M. Steyaert, "A single-chip 900 MHz CMOS receiver front-end with a high-performance low-IF topology," IEEE J. Solid-State Circuits, Vol. 30, pp. 1483- 1492, Dec. 1995.

[8]

J. Rudell et al., "A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications," IEEE J. Solid-State Circuits, Vol. 32, pp. 2071-2088, Dec. 1997.

[9]

J. Chen, D. Feng, J. Philips and K. Kundert, "Simulation and modeling of intermodulation distortion in communication circuits," Proc. IEEE Custom Integrated Circuits Conference, pp. 5-8, 1999.

[10]

P. Schaumont et a/., "A programming environment for the design of complex high speed ASICs", Proceedings of DAC, pp. 315-320, June 1998.

Digital Library

[11]

J.L. Pino and K. Kalbasi, "Cosimulating synchronous DSP applications with analog RF circuits," Proc. 32nd Annual Asilomar Conference on Signals, Systems, and Computers, Nov. 1998.

[12]

HP-ADS of Hewlett-Packard, http ://www.tm.agilent.com/tmo/hpeesof/products/ads/adsovi ew.html.

[13]

E. Ngoya and R. Larchev6que, "Envelop transient analysis: a new method for the transient and steady state analysis of microwave communication circuits and systems," Proc. IEEE MTT-S, pp. 1365-1368, 1996.

[14]

P. Wambacq and W. Sansen, "Distortion analysis of analog integrated circuits," Kluwer Academic Publishers, 1998.

Digital Library

[15]

R. Sea, "An algebraic formula for amplitudes of intermodulation products involving an arbitrary number of frequencies," Proc. IEEE, pp. 1388-1389, Aug. 1968.

[16]

Ptolemy of the University of Berkeley, http://ptolemy.eecs.berkeley.edu.

Cited By

Nogues EMenard D(2014)Efficient fixed-point refinement of DSP dataflow systems2014 IEEE Workshop on Signal Processing Systems (SiPS)10.1109/SiPS.2014.6986105(1-6)Online publication date: Oct-2014
https://doi.org/10.1109/SiPS.2014.6986105
Nogues EHolmbacka SPelcat MMenard DLilius J(2014)Power-aware HEVC decoding with tunable image quality2014 IEEE Workshop on Signal Processing Systems (SiPS)10.1109/SiPS.2014.6986059(1-6)Online publication date: Oct-2014
https://doi.org/10.1109/SiPS.2014.6986059
Martens EGielen G(2008)Frequency-Domain Generic Behavioral ModelsHigh-Level Modeling and Synthesis of Analog Integrated Systems10.1007/978-1-4020-6802-7_5(145-209)Online publication date: 2008
https://doi.org/10.1007/978-1-4020-6802-7_5
Show More Cited By

Index Terms

A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers

Recommendations

High Performance CMOS Transconductor for Mixed-Signal Analog-Digital Applications

This paper describes a CMOS building block dedicated to high performance mixed analog-digital circuits and systems. The circuit consists of six MOS transistors realizing a new wideband and tunable transconductance. The theory of operation of this device ...
Digital Compensation for Analog Front-Ends: A New Approach to Wireless Transceiver Design
A digital offset correction method for high speed analog front-ends
SBCCI '16: Proceedings of the 29th Symposium on Integrated Circuits and Systems Design: Chip on the Mountains

This paper presents an offset voltage correction technique for high-speed digital interfaces. Contrary to conventional way of measuring offset, the proposed technique is based on the phase measurement of a slicer output avoiding the input connection to ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '00: Proceedings of the 37th Annual Design Automation Conference

June 2000

819 pages

ISBN:1581131879

DOI:10.1145/337292

Chairman:
Giovanni De Micheli
Stanford Univ., Stanford, CA

Copyright © 2000 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS: Circuits & Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC00

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC00: ACM/IEEE-CAS/EDAC Design Automation Conference

June 5 - 9, 2000

California, Los Angeles, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

33
Total Citations
View Citations
357
Total Downloads

Downloads (Last 12 months)24
Downloads (Last 6 weeks)5

Reflects downloads up to 12 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Nogues EMenard D(2014)Efficient fixed-point refinement of DSP dataflow systems2014 IEEE Workshop on Signal Processing Systems (SiPS)10.1109/SiPS.2014.6986105(1-6)Online publication date: Oct-2014
https://doi.org/10.1109/SiPS.2014.6986105
Nogues EHolmbacka SPelcat MMenard DLilius J(2014)Power-aware HEVC decoding with tunable image quality2014 IEEE Workshop on Signal Processing Systems (SiPS)10.1109/SiPS.2014.6986059(1-6)Online publication date: Oct-2014
https://doi.org/10.1109/SiPS.2014.6986059
Martens EGielen G(2008)Frequency-Domain Generic Behavioral ModelsHigh-Level Modeling and Synthesis of Analog Integrated Systems10.1007/978-1-4020-6802-7_5(145-209)Online publication date: 2008
https://doi.org/10.1007/978-1-4020-6802-7_5
Eberle W(2008)Conclusions and Further ResearchWireless Transceiver Systems Design10.1007/978-0-387-74516-9_8(233-247)Online publication date: 2008
https://doi.org/10.1007/978-0-387-74516-9_8
Eberle W(2008)Methodologies for Transceiver DesignWireless Transceiver Systems Design10.1007/978-0-387-74516-9_7(201-232)Online publication date: 2008
https://doi.org/10.1007/978-0-387-74516-9_7
Eberle W(2008)Design Space Exploration for TransmittersWireless Transceiver Systems Design10.1007/978-0-387-74516-9_6(175-199)Online publication date: 2008
https://doi.org/10.1007/978-0-387-74516-9_6
Eberle W(2008)Digital Compensation Techniques for Receiver Front-EndsWireless Transceiver Systems Design10.1007/978-0-387-74516-9_5(133-173)Online publication date: 2008
https://doi.org/10.1007/978-0-387-74516-9_5
Eberle W(2008)Efficient Digital VLSI Signal Processing for OFDMWireless Transceiver Systems Design10.1007/978-0-387-74516-9_4(79-132)Online publication date: 2008
https://doi.org/10.1007/978-0-387-74516-9_4
Eberle W(2008)Specification for a Wireless LAN TerminalWireless Transceiver Systems Design10.1007/978-0-387-74516-9_3(45-77)Online publication date: 2008
https://doi.org/10.1007/978-0-387-74516-9_3
Eberle W(2008)The System Design ProcessWireless Transceiver Systems Design10.1007/978-0-387-74516-9_2(17-43)Online publication date: 2008
https://doi.org/10.1007/978-0-387-74516-9_2
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents