Cited By
View all- Wang YLi KLi K(2015)Minimizing write operation for multi-dimensional DSP applications via a two-level partition technique with complete memory latency hidingJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2015.02.00161:2(112-126)Online publication date: 1-Feb-2015
- Li J(2011)BibliographyReal-Time Embedded Systems10.1201/b10935-12(187-207)Online publication date: 7-Jun-2011
- Qiu MGuo MLiu MXue CYang LSha E(2009)Loop scheduling and bank type assignment for heterogeneous multi-bank memoryJournal of Parallel and Distributed Computing10.1016/j.jpdc.2009.02.00569:6(546-558)Online publication date: 1-Jun-2009
- Show More Cited By