Current-Starved Chaotic Oscillator Over Multiple Frequency Decades on Low-Cost CMOS: Towards Distributed and Scalable Environmental Sensing with a Myriad of Nodes
Pages 101 - 102
Abstract
This work presents a current-starved cross-coupled chaotic oscillator achieving multiple decades of oscillation frequency spanning 2 kHz to 15 MHz. The main circuit characteristics are low-power consumption (<100 nW to 25 μW, at 1 V supply voltage), and controllability of the oscillation frequency, enabling future applications such as in distributed environmental sensing. The IC was implemented in 180 nm standard CMOS process, yielding a core area of 0.028 mm2.
References
[1]
L. Minati, K. K. Tokgoz, M. Frasca, Y. Koike, J. Iannaci, N. Yoshimura, K. Masu, H. Ito, "Distributed Sensing Via Inductively Coupled Single-Transistor Chaotic Oscillators: A New Approach and Its Experimental Proof-of-Concept," IEEE Access, vol. 8, pp. 36536--36555, 2020.
[2]
X. Zhang and C. Wang, "A Novel Multi-Attractor Period Multi-Scroll Chaotic Integrated Circuit Based on CMOS Wide Adjustable CCCII," IEEE Access, vol. 7, pp. 16336--16350, 2019.
[3]
J. M. Munoz-Pacheco et al., "Two New Asymmetric Boolean Chaos Oscillators with No Dependence on Incommensurate Time-Delays and Their Circuit Implementation," Symmetry, vol. 12, no. 4, Apr. 2020.
[4]
L. Minati, M. Frasca, N. Yoshimura, L. Ricci, P. Oswiecimka, Y. Koike, K. Masu, and H. Ito, "Current-Starved Cross-Coupled CMOS Inverter Rings as Versatile Generators of Chaotic and Neural-Like Dynamics Over Multiple Frequency Decades," IEEE Access, vol. 7, pp. 54638--54657, 2019.
[5]
L. Minati, "Experimental Implementation of Networked Chaotic Oscillators Based on Cross-Coupled Inverter Rings in a CMOS Integrated Circuit," Journal of Circuits, Systems, and Computers, vol. 24, no. 9, 1550144, Oct. 2015.
Recommendations
A low-noise multi-GHz CMOS multiloop ring oscillator with coarse and fine frequency tuning
A7-GHzCMOSvoltage controlled ring oscillator that employs multiloop technique for frequency boosting is presented in this paper. The circuit permits lower tuning gain through the use of coarse/fine frequency control. The lower tuning gain also ...
A highly linear current-starved VCO based on a linearized current control mechanism
AbstractA highly linear voltage controlled oscillator (VCO) suitable for emerging time-based and VCO-based applications is presented. By providing a very linear and high dynamic range biasing current for a current-starved ring-oscillator, ...
Highlights- A current-starved ring VCO is linearized by means of a linear control current.
- ...
Low-power CMOS injection-locked and current-mode logic frequency dividers in a 50 GHz LC cross-coupled oscillator
This paper aims to design a low-power and high-frequency divider in an integrated CMOS phase-locked loop. The proposed frequency divider is a two-step divider composed of an injection-locked frequency divider (ILFD) and a current-mode logic (CML) ...
Comments
Information & Contributors
Information
Published In
January 2021
930 pages
ISBN:9781450379991
DOI:10.1145/3394885
Copyright © 2021 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE CAS
- IEEE CEDA
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 29 January 2021
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
ASPDAC '21
Sponsor:
ASPDAC '21: 26th Asia and South Pacific Design Automation Conference
January 18 - 21, 2021
Tokyo, Japan
Acceptance Rates
ASPDAC '21 Paper Acceptance Rate 111 of 368 submissions, 30%;
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 49Total Downloads
- Downloads (Last 12 months)5
- Downloads (Last 6 weeks)1
Reflects downloads up to 13 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in