poster

DeepSwapper: A Deep Learning Based Page Swap Management Scheme for Hybrid Memory Systems

Authors:

Majed Valad Beigi,

Bahareh Pourshirazi,

Gokhan Memik, and

Zhichun ZhuAuthors Info & Claims

PACT '20: Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques

September 2020

Pages 353 - 354

https://doi.org/10.1145/3410463.3414672

Published: 30 September 2020 Publication History

Get Access

Abstract

In this paper, we introduce DeepSwapper, a deep learning-based page swap management scheme that utilizes RNN to perform fast, energy-efficient, and temperature-aware page swapping in hybrid memory systems. DeepSwapper comprises of LSTM units of RNN model to predict the future memory accesses to guide its swap management scheme, a dynamic page swap management scheme that utilizes DRAM capacity efficiently by enabling hot pages in a swap group to be swapped with cold pages of another swap group, and a temperature-aware page swap management scheme, which first predicts the future writes to NVM pages and then, decides to migrate those pages with frequent writes in hot NVM banks to DRAM to enhance the NVM lifetime.

References

[1]

M. Hashemi, K. Swersky, J. A. Smith, G. Ayers, H. Litz, J. Chang, C. Kozyrakis, and P. Ranganathan. Learning Memory Access Patterns. In Proceedings of the 35th International Conference on Machine Learning (ICML), pages 1924--1933, 2018.

Google Scholar

[2]

Z. Shi, X. Huang, A. Jain, and C. Lin. Applying Deep Learning to the Cache Replacement Problem. In Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) pages 413--425, 2019.

Digital Library

Google Scholar

[3]

M. Valad Beigi, and G. Memik. THOR: THermal-aware Optimizations for extending ReRAM lifetime. In Proceedings of the 2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pages 670--679, 2018.

Crossref

Google Scholar

[4]

J. Sim, A. R. Alameldeen, Z. Chishti, C. Wilkerson, and H. Kim. Transparent Hardware Management of Stacked DRAM as Part of Memory. In Proceedings of the 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 13--24, 2014.

Digital Library

Google Scholar

[5]

A. Prodromou, M. Meswani, N. Jayasena, G. Loh, and D. M. Tullsen. MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), pages 433--444, 2017.

Crossref

Google Scholar

Cited By

View all

Sun YYuan YYu ZKuper RSong CHuang JJi HAgarwal SLou JJeong IWang RAhn JXu TKim N(2023)Demystifying CXL Memory with Genuine CXL-Ready Systems and DevicesProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3614256(105-121)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3614256
Smagulova KFouda MKurdahi FSalama KEltawil A(2023)Resistive Neural Hardware AcceleratorsProceedings of the IEEE10.1109/JPROC.2023.3268092111:5(500-527)Online publication date: May-2023
https://doi.org/10.1109/JPROC.2023.3268092
Pei SLi JQian YTang JGaudiot J(2022)TransMigrator: A Transformer-Based Predictive Page Migration Mechanism for Heterogeneous MemoryNetwork and Parallel Computing10.1007/978-3-031-21395-3_17(180-191)Online publication date: 1-Dec-2022
https://doi.org/10.1007/978-3-031-21395-3_17

Index Terms

DeepSwapper: A Deep Learning Based Page Swap Management Scheme for Hybrid Memory Systems
1. Computer systems organization
  1. Architectures
  2. Dependable and fault-tolerant systems and networks
    1. Processors and memory architectures

Recommendations

Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM
SAC '11: Proceedings of the 2011 ACM Symposium on Applied Computing

As the DRAM based main memory significantly increases the power and cost budget of a computer system, new memory technologies such as Phase-change RAM (PRAM), Ferroelectric RAM (FRAM), and Magnetic RAM (MRAM) have been proposed to replace the DRAM. ...
Read More
Efficient page caching algorithm with prediction and migration for a hybrid main memory

Emerging next generation memories, NVRAMs, such as Phase-change RAM (PRAM), Ferroelectric RAM (FRAM), and Magnetic RAM (MRAM) are rapidly becoming promising candidates for large scale main memory because of their high density and low power consumption. ...
Read More
MN-MATE: Elastic Resource Management of Manycores and a Hybrid Memory Hierarchy for a Cloud Node

Recent advent of manycore system increases needs for larger but faster memory hierarchy. Emerging next generation memories such as on-chip DRAM and nonvolatile memory (NVRAM) are promising candidates for replacement of DRAM-only main memory. Combined ...
Read More

Comments

Information & Contributors

Information

Published In

PACT '20: Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques

September 2020

505 pages

ISBN:9781450380751

DOI:10.1145/3410463

General Chair:
Vivek Sarkar
Georgia Institute of Technology
,
Program Chair:
Hyesoon Kim
Georgia Institute of Technology

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 30 September 2020

Check for updates

Author Tags

Qualifiers

Poster

Conference

PACT '20

Sponsor:

SIGARCH

PACT '20: International Conference on Parallel Architectures and Compilation Techniques

October 3 - 7, 2020

GA, Virtual Event, USA

Acceptance Rates

Overall Acceptance Rate 121 of 471 submissions, 26%

Upcoming Conference

PACT '24

Sponsor:
sigarch

International Conference on Parallel Architectures and Compilation Techniques

October 14 - 16, 2024

Long Beach , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
237
Total Downloads

Downloads (Last 12 months)30
Downloads (Last 6 weeks)7

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sun YYuan YYu ZKuper RSong CHuang JJi HAgarwal SLou JJeong IWang RAhn JXu TKim N(2023)Demystifying CXL Memory with Genuine CXL-Ready Systems and DevicesProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3614256(105-121)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3614256
Smagulova KFouda MKurdahi FSalama KEltawil A(2023)Resistive Neural Hardware AcceleratorsProceedings of the IEEE10.1109/JPROC.2023.3268092111:5(500-527)Online publication date: May-2023
https://doi.org/10.1109/JPROC.2023.3268092
Pei SLi JQian YTang JGaudiot J(2022)TransMigrator: A Transformer-Based Predictive Page Migration Mechanism for Heterogeneous MemoryNetwork and Parallel Computing10.1007/978-3-031-21395-3_17(180-191)Online publication date: 1-Dec-2022
https://doi.org/10.1007/978-3-031-21395-3_17

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM

Efficient page caching algorithm with prediction and migration for a hybrid main memory

MN-MATE: Elastic Resource Management of Manycores and a Hybrid Memory Hierarchy for a Cloud Node