Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3444950.3447285acmotherconferencesArticle/Chapter ViewAbstractPublication PagesrapidoConference Proceedingsconference-collections
research-article
Open access

Mocasin—Rapid Prototyping of Rapid Prototyping Tools: A Framework for Exploring New Approaches in Mapping Software to Heterogeneous Multi-cores

Published: 24 February 2021 Publication History

Abstract

We present Mocasin, an open-source rapid prototyping framework for researching, implementing and validating new algorithms and solutions in the field of mapping software to heterogeneous multi-cores. In contrast to the many existing tools that often specialize for a particular use-case, Mocasin is an open, flexible and generic research environment that abstracts over the approaches taken by other tools. Mocasin is designed to support a wide range of models of computation and input formats, implements manifold mapping strategies and provides an adjustable high-level simulator for performance estimation. This infrastructure serves as a flexible vehicle for exploring new approaches and as a blueprint for building customized tools. We highlight the key design aspects of Mocasin that enable its flexibility and illustrate its capabilities in a case-study showing how Mocasin can be used for building a customized tool for researching runtime mapping strategies in an LTE uplink receiver.

References

[1]
2020. IEEE Standard for Software-Hardware Interface for Multi-Many-Core. IEEE Std. 2804-2019. IEEE.
[2]
Gul A. Agha et al.1997. A Foundation for Actor Computation. Journal of Functional Programming 7, 1 (1997), 1–72.
[3]
Simone Casale Brunet et al.2013. Turnus: A Unified Dataflow Design Space Exploration Framework for Heterogeneous Parallel Systems. In 2013 conference on design and architectures for signal and image processing (DASIP). 47–54.
[4]
N. Budhdev, M. C. Chan, and T. Mitra. 2018. PR3: Power Efficient and Low Latency Baseband Processing for LTE Femtocells. In IEEE INFOCOM 2018 - IEEE Conference on Computer Communications. 2357–2365.
[5]
Nishant Budhdev, Mun Choon Chan, and Tulika Mitra. 2020. IsoRAN: Isolation and Scaling for 5G RANvia User-Level Data Plane Virtualization. arXiv preprint arXiv:2003.01841(2020).
[6]
Jeronimo Castrillon and Rainer Leupers. 2014. Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap. Springer. 258 pages.
[7]
Samarjit Chakraborty, Simon Kunzli, and Lothar Thiele. 2003. A General Framework for Analysing System Properties in Platform-Based Embedded System Designs. In DATE ’03: Proceedings of the conference on Design, Automation and Test in Europe. IEEE Computer Society, Washington, DC, USA, 190–195.
[8]
Karol Desnos et al.2013. PiMM: Parameterized and Interfaced Dataflow Meta-Model for MPSoCs Runtime Reconfiguration. In 2013 Int. Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). 41–48.
[9]
Robert P. Dick, David L. Rhodes, and Wayne Wolf. 1998. TGFF: Task Graphs for Free. In Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE’98). 97–101.
[10]
Johan Eker and Jorn W. Janneck. 2003. CAL Language Report: Specification of the CAL Actor Language. Technical Report UCB/ERL M03/48. EECS Department, University of California, Berkeley.
[11]
Johan Eker et al.2003. Taming Heterogeneity - The Ptolemy Approach. Proc. IEEE 91, 1 (2003), 127–144.
[12]
Cagkan Erbas, Selin Cerav-Erbas, and Andy D Pimentel. 2006. Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design. IEEE Transactions on Evolutionary Computation 10, 3(2006), 358–374.
[13]
Félix-Antoine Fortin et al.2012. DEAP: Evolutionary Algorithms Made Easy. Journal of Machine Learning Research 13 (07 2012), 2171–2175.
[14]
Andrés Goens, Christian Menard, and Jeronimo Castrillon. 2018. On the Representation of Mappings to Multicores. In Proceedings of the IEEE 12th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-18). Vietnam National University, Hanoi, Vietnam, 184–191.
[15]
Andrés Goens, Sergio Siccha, and Jeronimo Castrillon. 2017. Symmetry in Software Synthesis. ACM Transactions on Architecture and Code Optimization (TACO), 14, 2, Article 20 (July 2017), 26 pages. arXiv:arXiv:1704.06623
[16]
Andrés Goens et al.2016. Why Comparing System-level MPSoC Mapping Approaches is Difficult: A Case Study. In Proceedings of the IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-16). Ecole Centrale de Lyon, Lyon, France, 281–288.
[17]
Andrés Goens et al.2017. TETRiS: a Multi-Application Run-Time System for Predictable Execution of Static Mappings. In Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2017, Sankt Goar, Germany, June 12-13, 2017, Sander Stuijk (Ed.). ACM, 11–20.
[18]
Geral Hempel et al.2017. Robust Mapping of Process Networks to Many-Core Systems using Bio-Inspired Design Centering. In Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2017, Sankt Goar, Germany, June 12-13, 2017, Sander Stuijk (Ed.). ACM, 21–30.
[19]
Julien Heulot et al.2013. Applying the Adaptive Hybrid Flow-Shop Scheduling Method to Schedule a 3GPP LTE Physical Layer Algorithm onto Many-core Digital Signal Processors. In 2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013). 123–129.
[20]
Julien Heulot et al. 2014. SPIDER: A Synchronous Parameterized and Interfaced Dataflow-based RTOS for Multicore DSPS. In 2014 6th Eur. Embedded Design in Edu. and Research Conf. (EDERC). 167–171.
[21]
Carl Hewitt. 1977. Viewing Control Structures As Patterns of Passing Messages. Journal of Artificial Intelligence 8, 3 (1977), 323–363.
[22]
Gilles Kahn. 1974. The Semantics of a Simple Language for Parallel Programming. In Information Processing, Proceedings of the 6th IFIP Congress 1974, Stockholm, Sweden, August 5-10, 1974, Jack L. Rosenfeld (Ed.). North-Holland, 471–475.
[23]
Joachim Keinert et al.2009. SystemCoDesigner—An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications. ACM Trans. Des. Autom. Electron. Syst. 14, 1, Article 1 (Jan. 2009).
[24]
Robert Khasanov and Jeronimo Castrillon. 2020. Energy-efficient Runtime Resource Management for Adaptable Multi-application Mapping. In Proceedings of the 2020 Design, Automation and Test in Europe Conference (DATE) (Grenoble, France) (DATE ’20). IEEE, 909–914.
[25]
Edward. A. Lee and David G. Messerschmitt. 1987. Synchronous Data Flow. Proc. IEEE 75, 9 (1987), 1235–1245.
[26]
Rainer Leupers and Jeronimo Castrillon. 2010. MPSoC Programming Using the MAPS Compiler. In Proceedings of the 2010 Asia and South Pacific Design Automation Conference (Taipei, Taiwan) (ASPDAC ’10). IEEE Press, 897–902.
[27]
Marten Lohstroh and Edward A. Lee. 2019. Deterministic Actors. In 2019 Forum for Specification and Design Languages (FDL). 1–8.
[28]
Marten Lohstroh et al.2020. Reactors: A Deterministic Model for Composable Reactive Systems., 59–85 pages.
[29]
Sorin Manolache, Petru Eles, and Zebo Peng. 2008. Task mapping and priority assignment for soft real-time applications under deadline miss ratio constraints. ACM Transactions on Embedded Computing Systems (TECS) 7, 2(2008), 1–35.
[30]
Christian Menard, Andres Goens, and Jeronimo Castrillon. 2016. High-Level NoC Model for MPSoC Compilers. In IEEE Nordic Circuits and Systems Conference, NORCAS 2016, Copenhagen, Denmark, Nov. 1-2, 2016. IEEE, 1–6.
[31]
Ingo Molnar. [n.d.]. Design of the CFS scheduler. http://people.redhat.com/mingo/cfs-scheduler/sched-design-CFS.txt
[32]
Hristo Nikolov, Todor Stefanov, and Ed Deprettere. 2008. Systematic and Automated Multiprocessor System Design, Programming, and Implementation. IEEE TCAD 27, 3 (2008), 542–555.
[33]
Hristo Nikolov et al.2008. Daedalus: Toward Composable Multimedia MP-SoC Design. In Proceedings of the 45th Annual Design Automation Conference (Anaheim, California) (DAC ’08). Association for Computing Machinery, New York, NY, USA, 574–579.
[34]
Maximilian Odendahl et al.2013. Split-cost communication model for improved MPSoC application mapping. In 2013 International Symposium on System on Chip (SoC). IEEE, 1–8.
[35]
Heikki Orsila et al.2007. Automated memory-aware application distribution for multi-processor system-on-chips. J. of Sys. Arch. 53, 11 (2007), 795–815.
[36]
Maxime Pelcat et al.2014. PREESM: A Dataflow-based Rapid Prototyping Framework for Simplifying Multicore DSP Programming. In 2014 6th European Embedded Design in Education and Research Conference (EDERC). 36–40.
[37]
Andy Pimentel, Cagkan Erbas, and Simon Polstra. 2006. A Systematic Approach To Exploring Embedded System Architectures At Multiple Abstraction Levels. IEEE Trans. Comput. 55, 2 (2006), 99–112.
[38]
Claudius Ptolemaeus (Ed.). 2014. System Design, Modeling, and Simulation using Ptolemy II. Ptolemy.org. http://ptolemy.org/books/Systems
[39]
Wei Quan and Andy D. Pimentel. 2014. Towards Exploring Vast MPSoC Mapping Design Spaces Using a Bias-Elitist Evolutionary Epproach. In 2014 17th Euromicro Conference on Digital System Design. IEEE, 655–658.
[40]
Yves Robert. 2011. Task Graph Scheduling. In Encyclopedia of Parallel Computing, David Padua (Ed.). Springer US, Boston, MA, 2013–2025.
[41]
Rob Roy and Venkat Bommakanti. [n.d.]. ODROID-XU4 User Manual. Hardkernel. https://magazine.odroid.com/wp-content/uploads/odroid-xu4-user-manual.pdf
[42]
Lars Schor et al.2012. Scenario-Based Design Flow for Mapping Streaming Applications onto on-Chip Many-Core Systems. In Proceedings of the 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (Tampere, Finland) (CASES ’12). ACM, New York, NY, USA, 71–80.
[43]
Tobias Schwarzer et al.2017. Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures. IEEE TCAD 37, 2 (2017), 297–310.
[44]
Amit Kumar Singh et al.2013. Mapping on multi/many-core systems: survey of current and emerging trends. In 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC). IEEE, 1–10.
[45]
Magnus Själander et al.2012. An LTE Uplink Receiver PHY Benchmark and Subframe-based Power Management. In 2012 IEEE International Symposium on Performance Analysis of Systems Software. 25–34.
[46]
Sander Stuijk, Marc Geilen, and Twan Basten. 2006. SDF3: SDF For Free. In 6. Int. Conf. on Application of Concurrency to Sys. Design (ACSD’06). 276–278.
[47]
Lothar Thiele et al.2007. Mapping Applications to Tiled Multiprocessor Embedded Systems. In Proceedings - ACSD 2007. 29 – 40.
[48]
Mark Thompson and Andy D. Pimentel. 2013. Exploiting domain knowledge in system-level MPSoC design space exploration. J. of Sys. Arch. 59, 7 (2013), 351–360.
[49]
Vanchinathan Venkataramani et al.2020. Time-Predictable Software-Defined Architecture with Sdf-Based Compiler Flow for 5g Baseband Processing. In ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). 1553–1557.
[50]
Stefan Wildermann, Andreas Weichslgartner, and Jürgen Teich. 2015. Design methodology and run-time management for predictable many-core systems. In 2015 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops. IEEE, 103–110.
[51]
Robert Wittig et al.2020. Modem Design in the Era of 5G and Beyond: The Need for a Formal Approach. In Proceedings of the 27th International Conference on Telecomunications (ICT) (Virtual. Bali, Indonesia).
[52]
Omry Yadan. 2019. Hydra - A framework for elegantly configuring complex applications. Github. https://github.com/facebookresearch/hydra

Cited By

View all
  • (2024)IDeSyDe: Systematic Design Space Exploration via Design Space IdentificationACM Transactions on Design Automation of Electronic Systems10.1145/364764029:5(1-45)Online publication date: 10-Feb-2024
  • (2024)Flexible Spatio-Temporal Energy-Efficient Runtime Management2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473885(777-784)Online publication date: 22-Jan-2024
  • (2024)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-97-9314-3_45(1107-1146)Online publication date: 21-Dec-2024
  • Show More Cited By
  1. Mocasin—Rapid Prototyping of Rapid Prototyping Tools: A Framework for Exploring New Approaches in Mapping Software to Heterogeneous Multi-cores

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    DroneSE and RAPIDO '21: Proceedings of the 2021 Drone Systems Engineering and Rapid Simulation and Performance Evaluation: Methods and Tools Proceedings
    January 2021
    73 pages
    ISBN:9781450389525
    DOI:10.1145/3444950
    This work is licensed under a Creative Commons Attribution-NoDerivs International 4.0 License.

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 24 February 2021

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Research-article
    • Research
    • Refereed limited

    Funding Sources

    Conference

    DroneSE and RAPIDO '21
    DroneSE and RAPIDO '21: Methods and Tools
    January 18 - 20, 2021
    Budapest, Hungary

    Acceptance Rates

    Overall Acceptance Rate 14 of 28 submissions, 50%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)238
    • Downloads (Last 6 weeks)29
    Reflects downloads up to 01 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2024)IDeSyDe: Systematic Design Space Exploration via Design Space IdentificationACM Transactions on Design Automation of Electronic Systems10.1145/364764029:5(1-45)Online publication date: 10-Feb-2024
    • (2024)Flexible Spatio-Temporal Energy-Efficient Runtime Management2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASP-DAC58780.2024.10473885(777-784)Online publication date: 22-Jan-2024
    • (2024)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-97-9314-3_45(1107-1146)Online publication date: 21-Dec-2024
    • (2023)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-2(1-40)Online publication date: 28-Sep-2023
    • (2022)mpsym: Improving Design-Space Exploration of Clustered Manycores With Arbitrary TopologiesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.310251241:6(1592-1605)Online publication date: Jun-2022
    • (2022)Methodology for an Early Exploration of Embedded Systems using Portable Test and Stimulus Standard2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)10.1109/SBCCI55532.2022.9893231(1-6)Online publication date: 22-Aug-2022
    • (2022)Parameterizable mobile workloads for adaptable base station optimizations2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)10.1109/MCSoC57363.2022.00067(381-386)Online publication date: Dec-2022
    • (2022)Dataflow Models of Computation for Programming Heterogeneous MulticoresHandbook of Computer Architecture10.1007/978-981-15-6401-7_45-1(1-40)Online publication date: 28-Jan-2022
    • (2022)Embeddings of Task Mappings to Multicore SystemsEmbedded Computer Systems: Architectures, Modeling, and Simulation10.1007/978-3-031-04580-6_11(161-176)Online publication date: 27-Apr-2022
    • (2021)Domain-specific Hybrid Mapping for Energy-efficient Baseband Processing in Wireless NetworksACM Transactions on Embedded Computing Systems10.1145/347699120:5s(1-26)Online publication date: 17-Sep-2021

    View Options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    HTML Format

    View this article in HTML Format.

    HTML Format

    Login options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media