Cited By
View all- Marques FRodríguez MSá BPinto S(2024)“Interrupting” the Status Quo: A First Glance at the RISC-V Advanced Interrupt Architecture (AIA)IEEE Access10.1109/ACCESS.2024.335211412(9822-9833)Online publication date: 2024
- Chang YLiu YPeng CGuo JZhao Y(2023)Design of a Configurable Five-Stage Pipeline Processor Core Based on RV32IMElectronics10.3390/electronics1301012013:1(120)Online publication date: 28-Dec-2023
- Sá BValente LMartins JRossi DBenini LPinto S(2023)CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space ExplorationIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.330283731:11(1713-1726)Online publication date: 28-Aug-2023
- Show More Cited By