On Enhancing Data Integrity with Low-cost Retention-Refillable Programming Scheme
Pages 420 - 427
Abstract
The retention error has become one of the most challenging reliability issues of flash memory due to the shrinking of the technology nodes. To enhance data integrity by resolving the retention error issues for 3D MLC flash memory devices (e.g., SSDs and SD cards), many excellent works that exploited in-place reprogramming and data refreshing concepts have been proposed in recent years. However, these approaches could result in additional issues, such as programming disturbance and performance overhead (e.g., unavoidable data refreshing and a larger amount of program and verify shots). This work is motivated by the need to explore a low-cost solution for resolving retention error issues without incurring negative impacts caused by conventional refresh-based and in-place reprogramming approaches. As a result, this work exploits the characteristics of the cell's Vt distribution and proposes the novel concept of "retention-refilling" to enhance data integrity. With such an idea, a retention-refillable programming scheme is proposed to improve flash reliability and mitigate performance overheads by trading data refreshing with retention-refilling. The capability of the proposed scheme is evaluated by a series of experiments, for which we have very encouraging results.
References
[1]
1998. Flash-memory Translation Layer for NAND flash (NFTL). M-Systems (1998).
[2]
G. Aayush, K. Youngjae, and U. Bhuvan. 2009. DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings. SIGARCH Comput. Archit. News (March 2009).
[3]
A. Ban. 1995. Flash File System. US Patent 5,404,485. In M-Systems.
[4]
A. Ban. 2018. Wear Leveling of Static Areas in Flash Memory. US Patent 6,732,221. M-systems (2018).
[5]
Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai. 2012. Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis. In Proceedings of the Conference on Design, Automation and Test in Europe.
[6]
Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, A. Cristal, O. S. Unsal, and K. Mai. 2012. Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime. In 2012 IEEE 30th International Conference on Computer Design (ICCD).
[7]
Y. H. Chang, J. W. Hsieh, and T. W. Kuo. 2010. Improving Flash Wear-Leveling by Proactively Moving Static Data. Computers, IEEE Transactions on (Jan 2010).
[8]
Y. M. Chang, Y. H. Chang, T. W. Kuo, H. P. Li, and Y. C. Li. 2013. A Disturb-alleviation Scheme for 3D Flash Memory. In Proceedings of the International Conference on Computer-Aided Design (ICCAD '13).
[9]
Y. M. Chang, Y. C. Li, P. H. Lin, H. P. Li, and Y. H. Chang. 2016. Realizing Erase-free SLC Flash Memory with Rewritable Programming Design. In 2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ ISSS).
[10]
Tseng-Yi Chen, Yuan-Hao Chang, Yuan-Hung Kuan, and Yu-Ming Chang. 2017. VirtualGC: Enabling erase-free garbage collection to upgrade the performance of rewritable SLC NAND flash memory. In Proceedings of the 54th Annual Design Automation Conference 2017. ACM.
[11]
Yajuan Du, Qiao Li, Liang Shi, Deqing Zou, Hai Jin, and Chun Jason Xue. 2017. Reducing LDPC soft sensing latency by lightweight data refresh for flash read performance improvement. In 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).
[12]
Z. Fan, G. Cai, G. Han, W. Liu, and Y. Fang. 2019. Cell-State-Distribution-Assisted Threshold Voltage Detector for NAND Flash Memory. IEEE Communications Letters (April 2019).
[13]
L. Han, Y. Ryu, and K. Yim. 2006. CATA: A Garbage Collection Scheme for Flash Memory File Systems. In International Conference on Ubiquitous Intelligence and Computing.
[14]
C. C. Ho, Y. C. Li, Y. H. Chang, and Y. M. Chang. 2018. Achieving Defect-free Multilevel 3D Flash Memories with One-shot Program Design. In Proceedings of the 55th Annual Design Automation Conference (DAC '18).
[15]
C. C. Ho, Y. C. Li, P. H. Lin, W. C. Wang, and Y. H. Chang. 2018. A Stride-Away Programming Scheme to Resolve Crash Recoverability and Data Readability Issues of Multi-Level-Cell Flash Memory.
[16]
J. Katcher. 1997. Postmark: A new file system benchmark. (January 1997).
[17]
A. Kawaguchi, S. Nishioka, and H. Motoda. 1995. A Flash-memory Based File System. In Proceedings of the USENIX 1995 Technical Conference Proceedings (TCON'95).
[18]
P. Li, Y. Zhang, D. Yin, and P. Xie. 2021. An Efficient Refresh Strategy of Flash Memory via High Delay Blocks in LDPC. In 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM).
[19]
R. S. Liu, C. L. Yang, and W. Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. Target (2012).
[20]
W. Liu, J. Rho, and W. Sung. 2006. Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories. In 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.
[21]
H. T. Lue, T. H. Hsu, S. Y. Wang, E. K. Lai, K. Y. Hsieh, R. Liu, and C. Y. Lu. 2008. study of incremental step pulse programming (ISPP) and STI edge effect of BESONOS NAND Flash. In 2008 IEEE International Reliability Physics Symposium.
[22]
Y. Luo, Y. Cai, S. Ghose, J. Choi, and O. Mutlu. 2015. WARM: Improving NAND flash memory lifetime with write-hotness aware retention management. In 2015 31st Symposium on Mass Storage Systems and Technologies (MSST).
[23]
Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu. 2018. HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA).
[24]
Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu. 2018. Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation. In Abstracts of the 2018 ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS '18).
[25]
Y. Lv, S. Liang, L. Luo, C. Li, C. Xue, and H.-M. Sha. 2022. Tail Latency Optimization for LDPC-Based High-Density and Low-Cost Flash Memory Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2022).
[26]
Y. Lv, L. Shi, Q. Li, C. Gao, C. J. Xue, and E. Sha. 2019. Optimizing Tail Latency of LDPC based Flash Memory Storage Systems Via Smart Refresh. In 2019 IEEE International Conference on Networking, Architecture and Storage (NAS).
[27]
M. Murugan and D. H. C. Du. 2011. Rejuvenator: A Static Wear Leveling Algorithm for NAND Flash Memory with Minimized Overhead. In MSST.
[28]
H. Qin, Y. Zhao, D. Feng, J. Liu, and W. Tong. 2020. CeSR + Assisted LDPC: A Holistic Strategy to Improve MLC NAND Flash Reliability. IEEE Access (April 2020).
[29]
Exchange Trace. 2010. SNIA IOTTA Repository.
[30]
A. Traeger, E. Zadok, N. Joukov, and C. P. Wright. 2008. A Nine Year Study of File System and Storage Benchmarking. Trans. Storage (May 2008).
[31]
W. Wang, T. Xie, A. Khoueir, and Y. Kim. 2015. Reducing MLC flash memory retention errors through Programming Initial Step Only. In 2015 31st Symposium on Mass Storage Systems and Technologies (MSST).
[32]
C. Wu, H. Lue, T. Hsu, C. Hsieh, W. Chen, P. Du, C. Chiu, and C. Lu. 2016. Device Characteristics of Single-Gate Vertical Channel (SGVC) 3D NAND Flash Architecture. In 2016 IEEE 8th International Memory Workshop (IMW).
[33]
C. Yu, Y. Gulay, M. Onur, H. Erich F., C. Adrian, U. Osman S., and M. Ken. 2013. ERROR ANALYSIS AND RETENTION-AWARE ERROR MANAGEMENT FOR NAND FLASH MEMORY. Intel Technology Journal (2013).
Recommendations
Enhancing Data Integrity with Efficient Retention-Refilling Programming Schemes
The retention error has become one of the most challenging reliability issues of flash memory due to the shrinking of the technology nodes. To enhance data integrity by resolving the retention error issues for 3D MLC flash memory devices (e.g., SSDs and ...
Modeling Retention Errors of 3D NAND Flash for Optimizing Data Placement
Considering 3D NAND flash has a new property of process variation (PV), which causes different raw bit error rates (RBER) among different layers of the flash block. This article builds a mathematical model for estimating the retention errors of flash ...
Leveraging partial-refresh for performance and lifetime improvement of 3D NAND flash memory in cyber-physical systems
AbstractThree-dimensional (3D) NAND flash memory-based solid state drives (SSDs) have been widely adopted in cyber-physical systems, due to its performance benefits and scalability. Although 3D flash rapidly increases storage capacity by ...
Comments
Information & Contributors
Information
Published In
April 2024
1898 pages
Copyright © 2024 Copyright is held by the owner/author(s). Publication rights licensed to ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 21 May 2024
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
SAC '24
Sponsor:
Acceptance Rates
Overall Acceptance Rate 1,650 of 6,669 submissions, 25%
Upcoming Conference
SAC '25
- Sponsor:
- sigapp
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 34Total Downloads
- Downloads (Last 12 months)34
- Downloads (Last 6 weeks)9
Reflects downloads up to 22 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in