Article

Component-based design approach for multicore SoCs

Authors:

M. Diaz-NavaAuthors Info & Claims

DAC '02: Proceedings of the 39th annual Design Automation Conference

Pages 789 - 794

https://doi.org/10.1145/513918.514115

Published: 10 June 2002 Publication History

Abstract

This paper presents a high-level component-based methodology and design environment for application-specific multicore SoC architectures. Component-based design provides primitives to build complex architectures from basic components. This bottom-up approach allows design-architects to explore efficient custom solutions with best performances. This paper presents a high-level component-based methodology and design environment for application-specific multicore SoC architectures. The system specifications are represented as a virtual architecture described in a SystemC-like model and annotated with a set of configuration parameters. Our component-based design environment provides automatic wrapper-generation tools able to synthesize hardware interfaces, device drivers, and operating systems that implement a high-level interconnect API. This approach, experimented over a VDSL system, shows a drastic design time reduction without any significant efficiency loss in the final circuit.

References

[1]

ITRS, available at http://public.itrs.net/

[2]

A. Nagari, et al., "A 2.7V 11.8 mW Baseband ADC with 72 dB Dynamic Range for GSM Applications," 21st Custom Integrated Circuits Conference, San Diego, 1999.

[3]

http://www.semiconductors.philips.com/platforms/nexperia/

[4]

Oka and Suzuoki, "Designing and Programming the Emotion Engine," IEEE Micro, vol. 19:6, pp. 20--28, Nov/Dec 1999.

Digital Library

[5]

P. Paulin, F. Karim, and P. Bromley, "Network Processors: A Perspective on Market Requirements," Proc. of DATE, 2001.

Digital Library

[6]

M. Diaz-Nava, G.S. Okvist, "The Zipper prototype: A Complete and Flexible VDSL Multi-carrier Solution", ST Journal special issue xDSL, September 2001.

[7]

D.E. Culler, J. Pal Singh, "Parallel Computer Architecture," Morgan Kaufmann Publishers, 1999.

Digital Library

[8]

D.A. Patterson, J.L. Hennessy, "Computer Organization and Design - The Hardware/Software Interface," Morgan Kaufmann Pub., 1998.

Digital Library

[9]

L. Gauthier, S. Yoo, and A.A. Jerraya, "Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software", IEEE TCAD, Vol. 20 Nr. 11, November 2001.

Digital Library

[10]

K. Keutzer, "A Disciplined Approach to the Development of Platform Architectures," Synthesis and System Integration of Mixed Technologies, Nara, Japan, October 18 - 19, 2001.

[11]

R. Ernst, et al., "The COSYMA environment for hardware/software cosynthesis of small embedded systems," Microprocessors and Microsystems, 1996.

[12]

F. Balarin, et al., "Hardware-Software Co-design of Embedded Systems: The POLIS approach," Kluwer Academic Press, 1997.

Digital Library

[13]

D. Gajski, et al., "SpecC Specification Language and Methodology," Kluwer Academic Publishers, 2000.

[14]

Cadence Design Systems, Inc., Virtual Component Co-design: http://www.cadence.com/products/vcc.html

[15]

K. Keutzer, et al., "System-level design: orthogonalization of concerns and platform-based design," IEEE TCAD, Dec. 2000.

Digital Library

[16]

M. Sgroi, et al., "Addressing the System-on-Chip Interconnect Woes Through Communication-Based Design," Proc. of 38th Design Automation Conference, Las Vegas, June 2001.

Digital Library

[17]

IBM Inc., Blue Logic Technology, http://www.chips.ibm.com/bluelogic/

[18]

Virtual Socket Interface Alliance, http://www.vsi.org.

[19]

D. Wingard, "MicroNetwork-Based Integration for SOCs," Proc. of DAC, Las Vegas, June 2001.

Digital Library

[20]

J. A. J. Leijten et al., "PROPHID : A Heterogeneous Multi-Processor Architecture for Multimedia," Proc. of ICCD, 1997.

[21]

Coware Inc., N2C: http://www.coware.com/

[22]

W.O. Cesrio, et al., "Colif: A design representation for application-specific multiprocessor SOCs," IEEE Design & Test of Computers, Vol.: 18, Issue: 5, pp. 8-20, Sept.-Oct. 2001.

Digital Library

[23]

S. Yoo, G. Nicolescu, D. Lyonnard, A. Baghdadi, A. A. Jerraya, "A Generic Wrapper Architecture for Multi-Processor SoC Cosimulation and Design," Int. Symposium on HW/SW Codesign (CODES) 2001.

Digital Library

[24]

D. Lyonnard, S. Yoo, A. Baghdadi, A. A. Jerraya, "Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip," Proc. of DAC, Las Vegas, 2001.

Digital Library

[25]

OSCI: http://www.systemc.org/

Cited By

Tian JHu WWang YLi LKe PZhang K(2017)A Novel PSO Based Task Scheduling Algorithm for Multi-core SystemsSmart Computing and Communication10.1007/978-3-319-52015-5_7(62-71)Online publication date: 13-Jan-2017
https://doi.org/10.1007/978-3-319-52015-5_7
Fang SDu ZFang YHuang YChen YEeckhout LTemam OLi HChen YWu C(2014)Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based ApproachACM Transactions on Architecture and Code Optimization10.1145/260825311:2(1-25)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1145/2608253
Fummi FLora MStefanni FVinco S(2014)Code Generation Alternatives to Reduce Heterogeneous Embedded Systems to HomogeneityLanguages, Design Methods, and Tools for Electronic System Design10.1007/978-3-319-06317-1_6(103-124)Online publication date: 22-Aug-2014
https://doi.org/10.1007/978-3-319-06317-1_6
Show More Cited By

Index Terms

Component-based design approach for multicore SoCs
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems

Recommendations

Validation in a component-based design flow for multicore SoCs
ISSS '02: Proceedings of the 15th international symposium on System Synthesis

Currently, since many SoCs include heterogeneous components such as CPUs, DSPs, ASICs, memories, buses, etc., system integration becomes a major step in the design flow. To enable this integration, we use a design approach called component based-design ...
System-level memory optimization for high-level synthesis of component-based SoCs
CODES '14: Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis

The design of specialized accelerators is essential to the success of many modern Systems-on-Chip. Electronic system-level design methodologies and high-level synthesis tools are critical for the efficient design and optimization of an accelerator. ...
Hardware resource estimation for heterogeneous FPGA-based SoCs
SAC '17: Proceedings of the Symposium on Applied Computing

The increasing complexity of recent System-on-Chip (SoC) designs introduces new challenges for design space exploration tools. In addition to the time-to-market challenge, designers need to estimate rapidly and accurately both performance and area ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '02: Proceedings of the 39th annual Design Automation Conference

June 2002

956 pages

ISBN:1581134614

DOI:10.1145/513918

General Chair:
Bryan Ackland
Agere Systems, Inc., Holmdel, NJ

Copyright © 2002 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 June 2002

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC02

Sponsor:

SIGDA

DAC02: 39th Design Automation Conference

June 10 - 14, 2002

Louisiana, New Orleans, USA

Acceptance Rates

DAC '02 Paper Acceptance Rate 147 of 491 submissions, 30%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

58
Total Citations
View Citations
84
Total Downloads

Downloads (Last 12 months)6
Downloads (Last 6 weeks)1

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Tian JHu WWang YLi LKe PZhang K(2017)A Novel PSO Based Task Scheduling Algorithm for Multi-core SystemsSmart Computing and Communication10.1007/978-3-319-52015-5_7(62-71)Online publication date: 13-Jan-2017
https://doi.org/10.1007/978-3-319-52015-5_7
Fang SDu ZFang YHuang YChen YEeckhout LTemam OLi HChen YWu C(2014)Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based ApproachACM Transactions on Architecture and Code Optimization10.1145/260825311:2(1-25)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1145/2608253
Fummi FLora MStefanni FVinco S(2014)Code Generation Alternatives to Reduce Heterogeneous Embedded Systems to HomogeneityLanguages, Design Methods, and Tools for Electronic System Design10.1007/978-3-319-06317-1_6(103-124)Online publication date: 22-Aug-2014
https://doi.org/10.1007/978-3-319-06317-1_6
Bombieri NLiu HFummi FCarloni L(2013)A method to abstract RTL IP blocks into C++ code and enable high-level synthesisProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488927(1-9)Online publication date: 29-May-2013
https://dl.acm.org/doi/10.1145/2463209.2488927
Liu HPetracca MCarloni LRosenstiel WMacii E(2012)Compositional system-level design exploration with planning of high-level synthesisProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2492870(641-646)Online publication date: 12-Mar-2012
https://dl.acm.org/doi/10.5555/2492708.2492870
Sun WSalcic Z(2011)GALS-DesignerACM Transactions on Design Automation of Electronic Systems10.1145/2003695.200369916:4(1-24)Online publication date: 27-Oct-2011
https://dl.acm.org/doi/10.1145/2003695.2003699
Neukirchner MStein SSchrom HErnst RDe Micheli GAl-Hashimi BMueller WMacii E(2010)A software update service with self-protection capabilitiesProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871144(903-908)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871144
Gray IAudsley NDeprettere EStefanov T(2010)Supporting islands of coherency for highly-parallel embedded architectures using compile-time virtualisationProceedings of the 13th International Workshop on Software & Compilers for Embedded Systems10.1145/1811212.1811223(1-10)Online publication date: 28-Jun-2010
https://dl.acm.org/doi/10.1145/1811212.1811223
Ahmed WMyers D(2010)Concept-based partitioning for large multidomain multifunctional embedded systemsACM Transactions on Design Automation of Electronic Systems10.1145/1754405.175440715:3(1-41)Online publication date: 10-Jun-2010
https://dl.acm.org/doi/10.1145/1754405.1754407
Assayad IYovine S(2010)A scheduler synthesis methodology for joint SW/HW design exploration of SoCDesign Automation for Embedded Systems10.1007/s10617-010-9051-514:2(75-103)Online publication date: 1-Jun-2010
https://dl.acm.org/doi/10.1007/s10617-010-9051-5
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents