research-article

Fine-grained hardware/software methodology for process migration in MPSoCs

Authors:

Jude Angelo Ambrose,

Sri ParameswaranAuthors Info & Claims

ICCAD '12: Proceedings of the International Conference on Computer-Aided Design

Pages 508 - 515

https://doi.org/10.1145/2429384.2429492

Published: 05 November 2012 Publication History

Abstract

Process migration (PM) is a method used in Multi-Processor System on Chips (MPSoCs) toimprove reliability, reduce thermal hotspots and balance loads. However, existing PM approaches are limited by coarse granularity (i.e. can only switch at application or operating systems boundaries), and thus respond slowly. Such slow response does not allow for fine control over temperature, nor does it allow frequent migration which is necessary in certain systems. In this paper, we propose Thor, an approach which is a fine-grained reliable PM scheme, for Embedded MPSoCs, to overcome the limitations of existing PM approaches. Our approach leverages custom instructions to integrate a base processor architecture, with PM functionality. We have proposed three schemes, Thor-BM (migration at basic block boundaries), Thor-BM/CR (migration at basic block boundaries with checkpoint and recovery), and ThorIM/CR (migration at instruction level with checkpoint and recovery). Our experiments show that the execution time overhead is less than 2%, while the additional area cost and power consumption costs are approximately 50% (excluding main memories, which if taken into account would substantially decrease this overhead). The average migration time cost is 289 cycles.

References

[1]

T. M. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer, 35: 59--67.

Digital Library

[2]

A. Barak, S. Guday, and R. G. Wheeler. The MOSIX Distributed Operating System: Load Balancing for UNIX. Springer-Verlag New York, Inc., Secaucus, NJ, USA, 1993.

Digital Library

[3]

S. Bertozzi, A. Acquaviva, D. Bertozzi, and A. Poggiali. Supporting task migration in multi-processor systems-on-chip: a feasibility study. In Proceedings of the conference on Design, automation and test in Europe: Proceedings, DATE '06, pages 15--20, 3001 Leuven, Belgium, Belgium, 2006. European Design and Automation Association.

Digital Library

[4]

P. P. Bungale, S. Sridhar, and V. Krishnamurthy. An approach to heterogeneous process state capture/recovery to achieve minimum performance overhead during normal execution. In Proceedings of the 17th International Symposium on Parallel and Distributed Processing, IPDPS '03, pages 104--, Washington, DC, USA, 2003. IEEE Computer Society.

Digital Library

[5]

J. Donald and M. Martonosi. Techniques for multicore thermal management: Classification and new exploration. In Proceedings of the 33rd annual international symposium on Computer Architecture, ISCA '06, pages 78--88, Washington, DC, USA, 2006. IEEE Computer Society.

Digital Library

[6]

T. Ebi, M. A. Al Faruque, and J. Henkel. Tape: thermal-aware agent-based power economy for multi/many-core architectures. In Proceedings of the 2009 International Conference on Computer-Aided Design, ICCAD '09, pages 302--309, New York, NY, USA, 2009. ACM.

Digital Library

[7]

A. J. Ferrari, S. J. Chapin, and A. S. Grimshaw. Process introspection: A heterogeneous checkpoint/restart mechanism based on automatic code modification. Technical report, Charlottesville, VA, USA, 1997.

Digital Library

[8]

M. Gomaa, M. D. Powell, and T. N. Vijaykumar. Heat-and-run: leveraging smt and cmp to manage power density through the operating system. In Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, ASPLOS-XI, pages 260--270, New York, NY, USA, 2004. ACM.

Digital Library

[9]

M. R. Guthaus, J. Ringenberg, D. Ernst, T. Mudge, R. Brown, and T. Austin. MiBench: a free, commercially representative embedded benchmark suite. In IEEE International Symposium on Workload Characterization, 2001.

Digital Library

[10]

J. Henkel and S. Parameswaran. Designing embedded processors: a low power perspective. Springer, 2007.

Digital Library

[11]

HP. Cacti simulator. http://www.hpl.hp.com/research/cacti/.

[12]

ITRS. http://www.itrs.net.

[13]

H. Jiang and V. Chaudhary. Compile/run-time support for thread migration. In Proceedings of the 16th International Parallel and Distributed Processing Symposium, IPDPS '02, pages 100--, Washington, DC, USA, 2002. IEEE Computer Society.

Digital Library

[14]

T. Li, R. Ragel, and S. Parameswaran. Reli: Hardware/software checkpoint and recovery scheme for embedded processors. In Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pages 875--880, march 2012.

Digital Library

[15]

G. Link and N. Vijaykrishnan. Thermal trends in emerging technologies. In Quality Electronic Design, 2006. ISQED '06. 7th International Symposium on, pages 8 pp. --632, march 2006.

Digital Library

[16]

D. S. Milojicic, F. Douglis, Y. Paindaveine, R. Wheeler, and S. Zhou. Process migration. ACM Comput. Surv., 32: 241--299, September 2000.

Digital Library

[17]

P. Mishra and N. Dutt. Processor Description Languages, Volume 1. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2008.

Digital Library

[18]

ModelSim. Modelsim hdl simulator. http://model.com/.

[19]

V. Nollet, P. Avasare, J.-Y. Mignolet, and D. Verkest. Low cost task migration initiation in a heterogeneous mp-soc. In Proceedings of the conference on Design, Automation and Test in Europe - Volume 1, DATE '05, pages 252--253, Washington, DC, USA, 2005. IEEE Computer Society.

Digital Library

[20]

V. Nollet, T. Marescaux, P. Avasare, D. Verkest, and J.-Y. Mignolet. Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In Design, Automation and Test in Europe, 2005. Proceedings, pages 234--239 Vol. 1, march 2005.

Digital Library

[21]

J. K. Ousterhout, A. R. Cherenson, F. Douglis, M. N. Nelson, and B. B. Welch. The sprite network operating system. Computer, 21(2): 23--36, Feb. 1988.

Digital Library

[22]

J. Peddersen, S. L. Shee, A. Janapsatya, and S. Parameswaran. Rapid embedded hardware/software system generation. In VLSI Design, pages 111--116, 2005.

Digital Library

[23]

J. M. Rabaey and S. Malik. Challenges and solutions for late- and post-silicon design. IEEE Des. Test, 25: 296--302, July 2008.

Digital Library

[24]

R. G. Ragel and S. Parameswaran. IMPRES: integrated monitoring for processor reliability and security. In Design Automation Conference, pages 502--505, 2006.

Digital Library

[25]

K. Skadron. A short tutorial on thermal modeling and management. Cool Chips, 2008.

[26]

K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on, pages 2--13, june 2003.

Digital Library

[27]

P. Smith and N. C. Hutchinson. Heterogeneous process migration: The tui system. Technical report, Vancouver, BC, Canada, Canada, 1996.

Digital Library

[28]

Synopsys. Synopsys synthesis environment. http://www.synopsys.com/home.aspx.

[29]

W. Wolf, A. A. Jerraya, and G. Martin. Multiprocessor system-on-chip (mpsoc) technology. IEEE Trans. on CAD of Integrated Circuits and Systems, 27(10): 1701--1713, 2008.

Digital Library

[30]

D. Yeh, L.-S. Peh, S. Borkar, J. A. Darringer, A. Agarwal, and W. mei W. Hwu. Thousand-core chips {roundtable}. IEEE Design & Test of Computers, 25(3): 272--278, 2008.

Digital Library

[31]

I. Yeo, C. C. Liu, and E. J. Kim. Predictive dynamic thermal management for multicore systems. In Proceedings of the 45th annual Design Automation Conference, DAC '08, pages 734--739, New York, NY, USA, 2008. ACM.

Digital Library

[32]

C. Zhuo, D. Sylvester, and D. Blaauw. Process variation and temperature-aware reliability management. In Design, Automation Test in Europe Conference Exhibition (DATE), 2010, pages 580--585, march 2010.

Digital Library

Cited By

Li TShafique MRehman SAmbrose JHenkel JParameswaran SHenkel J(2013)DHASERProceedings of the International Conference on Computer-Aided Design10.5555/2561828.2561955(646-653)Online publication date: 18-Nov-2013
https://dl.acm.org/doi/10.5555/2561828.2561955
Ambrose JCassisi VMurphy DLi TJayasinghe DParameswaran S(2013)Scalable performance monitoring of application specific multiprocessor Systems-on-Chip2013 IEEE 8th International Conference on Industrial and Information Systems10.1109/ICIInfS.2013.6732002(315-320)Online publication date: Dec-2013
https://doi.org/10.1109/ICIInfS.2013.6732002
Li TShafique MRehman SAmbrose JHenkel JParameswaran S(2013)DHASER: Dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2013.6691184(646-653)Online publication date: Nov-2013
https://doi.org/10.1109/ICCAD.2013.6691184

Index Terms

Fine-grained hardware/software methodology for process migration in MPSoCs
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design
2. Hardware
  1. Integrated circuits
    1. Interconnect

Recommendations

Fine-grained multilayer virtualized systems analysis

With the consolidation of computer services in large cloud-based data centers, almost all applications and even application development execute in virtualized systems (VS's), sometimes nested. Whether it is inside a container, a virtual machine (VM) ...
Improving Total Migration Time in Live Virtual Machine Migration
ICCCT '15: Proceedings of the Sixth International Conference on Computer and Communication Technology 2015

Virtualization is the key underlying technology enabling cloud providers to host services for a large number of customers. Live migration is an essential feature of virtualization that allows transfer of virtual machines from one physical server to ...
Deadlock-free fine-grained thread migration
NOCS '11: Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip

Several recent studies have proposed fine-grained, hardware-level thread migration in multicores as a solution to power, reliability, and memory coherence problems. The need for fast thread migration has been well documented, however, a fast, deadlock-...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '12: Proceedings of the International Conference on Computer-Aided Design

November 2012

781 pages

ISBN:9781450315739

DOI:10.1145/2429384

General Chair:
Alan J. Hu
Univ. of British Columbia, Vancouver, BC, Canada

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Conference

ICCAD '12

Sponsor:

SIGDA

ICCAD '12: The International Conference on Computer-Aided Design

November 5 - 8, 2012

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
116
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 11 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Li TShafique MRehman SAmbrose JHenkel JParameswaran SHenkel J(2013)DHASERProceedings of the International Conference on Computer-Aided Design10.5555/2561828.2561955(646-653)Online publication date: 18-Nov-2013
https://dl.acm.org/doi/10.5555/2561828.2561955
Ambrose JCassisi VMurphy DLi TJayasinghe DParameswaran S(2013)Scalable performance monitoring of application specific multiprocessor Systems-on-Chip2013 IEEE 8th International Conference on Industrial and Information Systems10.1109/ICIInfS.2013.6732002(315-320)Online publication date: Dec-2013
https://doi.org/10.1109/ICIInfS.2013.6732002
Li TShafique MRehman SAmbrose JHenkel JParameswaran S(2013)DHASER: Dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2013.6691184(646-653)Online publication date: Nov-2013
https://doi.org/10.1109/ICCAD.2013.6691184

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten