Integrated Circuit for Sub-Nanosecond Gating of InGaAs/InP SPAD

Academia.edu no longer supports Internet Explorer.

To browse Academia.edu and the wider internet faster and more securely, please take a few seconds to upgrade your browser.

Password

Remember me on this computer

Enter the email address you signed up with and we'll email you a reset link.

Integrated Circuit for Sub-Nanosecond Gating of InGaAs/InP SPAD

IEEE Journal of Quantum Electronics, 2015

Pietro Ciccarella hasn't uploaded this paper.

Let Pietro know you want this paper to be uploaded.

Ask for this paper to be uploaded.

People also downloaded these PDFs

People also downloaded these free PDFs