Intel Desktop Board D865PERC/D865PESO: Technical Product Specification

Intel Desktop Board D865PERC/D865PESO
Technical Product Specification
April 2003 Order Number: C32639-001

The Intel Desktop Board D865PERC/D865PESO may contain design defects or errors known as errata that may cause the product to deviate from published specifications. Current characterized errata are documented in the Intel Desktop Board D865PERC/D865PESO Specification Update.
Revision History
Revision -001 Revision History First release of the Desktop Board D865PERC/D865PESO Technical Product Specification. Intel Date April 2003
This product specification applies to only standard Intel Desktop Boards D865PERC and D865PESO with BIOS identifier RC86510A.86A. Changes to this specification will be published in the Intel Desktop Board D865PERC/D865PESO Specification Update before being incorporated into a revision of this document.
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTELS TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked reserved or undefined. Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Intel desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from: Intel Corporation P.O. Box 5937 Denver, CO 80217-9808 or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333. Intel, Pentium, and Celeron are registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. * Other names and brands may be claimed as the property of others.
Preface
This Technical Product Specification (TPS) specifies the board layout, components, connectors, power and environmental requirements, and the BIOS for these Intel Desktop Boards: D865PERC and D865PESO. It describes the standard product and available manufacturing options.
Intended Audience
The TPS is intended to provide detailed, technical information about the Desktop Boards D865PERC and D865PESO and their components to the vendors, system integrators, and other engineers and technicians who need this level of information. It is specifically not intended for general audiences.
What This Document Contains

Chapter 1 2 3 4 5 Description A description of the hardware used on the Desktop Boards D865PERC and D865PESO A map of the resources of the Desktop Boards The features supported by the BIOS Setup program The contents of the BIOS Setup programs menus and submenus A description of the BIOS error messages, beep codes, and POST codes
Typographical Conventions
This section contains information about the conventions used in this specification. Not all of these symbols and abbreviations appear in all specifications of this type.
Notes, Cautions, and Warnings
NOTE
Notes call attention to important information.
INTEGRATORS NOTES
Integrators notes are used to call attention to information that may be useful to system integrators.
iii
Intel Desktop Board D865PERC/D865PESO Technical Product Specification
CAUTION
Cautions are included to help you avoid damaging hardware or losing data.
WARNING
Warnings indicate conditions, which if not observed, can cause personal injury.
Other Common Notation

# (NxnX) Used after a signal name to identify an active-low signal (such as USBP0#) When used in the description of a component, N indicates component type, xn are the relative coordinates of its location on the Desktop Boards D865PERC and D865PESO, and X is the instance of the particular part at that general location. For example, J5J1 is a connector, located at 5J. It is the first connector in the 5J area. Gigabyte (1,073,741,824 bytes) Gigabytes per second Kilobyte (1024 bytes) Kilobit (1024 bits) 1000 bits per second Megabyte (1,048,576 bytes) Megabytes per second Megabit (1,048,576 bits) Megabits per second An address or data value ending with a lowercase h indicates a hexadecimal value. Volts. Voltages are DC unless otherwise specified. This symbol is used to indicate third-party brands and names that are the property of their respective owners.
GB GB/sec KB Kbit kbits/sec MB MB/sec Mbit Mbit/sec xxh x.x V *
iv
Contents
1 Product Description
1.1 1.2 Board Differences.......................................................................................................11 Overview ....................................................................................................................12 1.2.1 Feature Summary ........................................................................................12 1.2.2 Manufacturing Options .................................................................................13 1.2.3 Board Layouts ..............................................................................................14 1.2.4 Block Diagram..............................................................................................16 Online Support ...........................................................................................................17 Operating System Support .........................................................................................17 Design Specifications .................................................................................................18 Processor ...................................................................................................................21 System Memory .........................................................................................................22 1.7.1 Memory Configurations ................................................................................24 Intel 865PE Chipset ..................................................................................................29 1.8.1 Universal 0.8 V / 1.5 V AGP 3.0 Connector..................................................30 1.8.2 USB..............................................................................................................30 1.8.3 IDE Support .................................................................................................31 1.8.4 Real-Time Clock, CMOS SRAM, and Battery...............................................32 I/O Controller ..............................................................................................................32 1.9.1 Serial Port ....................................................................................................33 1.9.2 Parallel Port..................................................................................................33 1.9.3 Diskette Drive Controller ..............................................................................33 1.9.4 Keyboard and Mouse Interface ....................................................................34 Audio Subsystem........................................................................................................34 1.10.1 Audio Subsystem Software ..........................................................................34 1.10.2 Intel Flex 6 Audio Subsystem .....................................................................34 1.10.3 Audio Connectors.........................................................................................36 LAN Subsystem..........................................................................................................37 1.11.1 10/100 Mbits/sec LAN Subsystem................................................................37 1.11.2 Gigabit LAN Subsystem ...............................................................................38 1.11.3 LAN Subsystem Software ............................................................................39 Hardware Management Subsystem............................................................................39 1.12.1 Hardware Monitoring and Fan Control ASIC ................................................39 1.12.2 Thermal Monitoring ......................................................................................40 1.12.3 Fan Monitoring .............................................................................................41 1.12.4 Chassis Intrusion and Detection...................................................................41 Power Management ...................................................................................................42 1.13.1 ACPI.............................................................................................................42 1.13.2 Hardware Support ........................................................................................44
1.3 1.4 1.5 1.6 1.7 1.8
1.9
1.10
1.11
1.12
1.13
2 Technical Reference
2.1 2.2 Introduction.................................................................................................................49 Memory Resources ....................................................................................................49 2.2.1 Addressable Memory ...................................................................................49 2.2.2 Memory Map ................................................................................................51 DMA Channels ...........................................................................................................51 Fixed I/O Map.............................................................................................................52 PCI Configuration Space Map ....................................................................................53 Interrupts ....................................................................................................................54 PCI Interrupt Routing Map ..........................................................................................55 Connectors .................................................................................................................57 2.8.1 Back Panel Connectors................................................................................58 2.8.2 Internal I/O Connectors ................................................................................59 2.8.3 External I/O Connectors ...............................................................................68 Jumper Blocks............................................................................................................72 2.9.1 Front Panel Audio Connector/Jumper Block.................................................72 2.9.2 BIOS Setup Configuration Jumper Block......................................................73 Mechanical Considerations.........................................................................................74 2.10.1 D865PERC Form Factor ..............................................................................74 2.10.2 D865PESO Form Factor ..............................................................................75 2.10.3 I/O Shield .....................................................................................................76 Electrical Considerations ............................................................................................77 2.11.1 DC Loading ..................................................................................................77 2.11.2 Add-in Board Considerations........................................................................77 2.11.3 Fan Connector Current Capability ................................................................77 2.11.4 Power Supply Considerations ......................................................................78 Thermal Considerations..............................................................................................78 Reliability ....................................................................................................................80 Environmental ............................................................................................................81 Regulatory Compliance ..............................................................................................82 2.15.1 Safety Regulations .......................................................................................82 2.15.2 EMC Regulations .........................................................................................82 2.15.3 European Union Declaration of Conformity Statement .................................83 2.15.4 Product Ecology Statements ........................................................................84 2.15.5 Product Certification Markings (Board Level) ...............................................84 Introduction.................................................................................................................85 BIOS Flash Memory Organization ..............................................................................85 Resource Configuration ..............................................................................................86 3.3.1 PCI Autoconfiguration ..................................................................................86 3.3.2 PCI IDE Support...........................................................................................86 System Management BIOS (SMBIOS) .......................................................................87 Legacy USB Support ..................................................................................................87 BIOS Updates ............................................................................................................88 3.6.1 Language Support........................................................................................88 3.6.2 Custom Splash Screen.................................................................................89
2.3 2.4 2.5 2.6 2.7 2.8
2.9
2.10
2.11
2.12 2.13 2.14 2.15
3 Overview of BIOS Features

3.1 3.2 3.3
3.4 3.5 3.6
vi
Contents
3.7 3.8
Recovering BIOS Data ...............................................................................................89 Boot Options...............................................................................................................90 3.8.1 CD-ROM Boot ..............................................................................................90 3.8.2 Network Boot................................................................................................90 3.8.3 Booting Without Attached Devices ...............................................................90 3.8.4 Changing the Default Boot Device During POST..........................................90 3.9 Fast Booting Systems with Intel Rapid BIOS Boot ....................................................91 3.9.1 Peripheral Selection and Configuration ........................................................91 3.9.2 Intel Rapid BIOS Boot ..................................................................................91 3.10 BIOS Security Features..............................................................................................92
4 BIOS Setup Program

4.1 4.2 4.3 4.4 Introduction.................................................................................................................93 Maintenance Menu .....................................................................................................94 Main Menu..................................................................................................................95 Advanced Menu..........................................................................................................96 4.4.1 PCI Configuration Submenu.........................................................................97 4.4.2 Boot Configuration Submenu .......................................................................99 4.4.3 Peripheral Configuration Submenu.............................................................100 4.4.4 Drive Configuration Submenu ....................................................................102 4.4.5 Floppy Configuration Submenu ..................................................................106 4.4.6 Event Log Configuration Submenu.............................................................107 4.4.7 Video Configuration Submenu....................................................................108 4.4.8 USB Configuration Submenu .....................................................................109 4.4.9 Chipset Configuration Submenu.................................................................110 4.4.10 Fan Control Configuration Submenu ..........................................................112 4.4.11 Hardware Monitoring ..................................................................................113 Security Menu ..........................................................................................................114 Power Menu .............................................................................................................115 4.6.1 ACPI Submenu ..........................................................................................115 Boot Menu ................................................................................................................116 4.7.1 Boot Device Priority Submenu....................................................................117 4.7.2 Hard Disk Drives Submenu ........................................................................118 4.7.3 Removable Devices Submenu ...................................................................118 4.7.4 ATAPI CD-ROM Drives Submenu ..............................................................119 Exit Menu .................................................................................................................119 BIOS Error Messages...............................................................................................121 Port 80h POST Codes..............................................................................................123 Bus Initialization Checkpoints ...................................................................................127 Speaker ...................................................................................................................128 BIOS Beep Codes ....................................................................................................128
4.5 4.6 4.7
4.8 5.1 5.2 5.3 5.4 5.5
5 Error Messages and Beep Codes
vii
Figures
1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. Desktop Board D865PERC Components ...................................................................14 Desktop Board D865PESO Components ...................................................................15 Block Diagram ............................................................................................................16 Memory Channel Configuration ..................................................................................24 Examples of Dual Channel Configuration with Dynamic Mode ...................................25 Example of Dual Channel Configuration without Dynamic Mode ................................26 Examples of Single Channel Configuration with Dynamic Mode.................................27 Examples of Single Channel Configuration without Dynamic Mode ............................28 Intel 865PE Chipset Block Diagram ............................................................................29 Back Panel Audio Connector Options for Flex 6 Audio Subsystem ............................35 Adapter for S/PDIF Back Panel Connector .................................................................35 Flex 6 Audio Subsystem Block Diagram .....................................................................36 LAN Connector LED Locations ...................................................................................37 LAN Connector LED Locations ...................................................................................38 Thermal Monitoring.....................................................................................................40 Location of the Standby Power Indicator LED on the D865PERC Board ....................48 Detailed System Memory Address Map......................................................................50 Back Panel Connectors ..............................................................................................58 Audio Connectors .......................................................................................................60 Power and Hardware Control Connectors ..................................................................62 D865PERC Add-in Board and Peripheral Interface Connectors .................................65 D865PESO Add-in Board and Peripheral Interface Connectors .................................66 External I/O Connectors .............................................................................................68 Connection Diagram for Front Panel Connector .........................................................69 Connection Diagram for Front Panel USB Connectors ...............................................71 Location of the Jumper Blocks....................................................................................72 Desktop Board D865PERC Dimensions .....................................................................74 Desktop Board D865PESO Dimensions .....................................................................75 I/O Shield Dimensions ................................................................................................76 Localized High Temperature Zones............................................................................79 Summary of Board Differences...................................................................................11 Feature Summary.......................................................................................................12 Manufacturing Options ...............................................................................................13 Specifications .............................................................................................................18 Supported System Bus Frequency and Memory Speed Combinations.......................22 Supported Memory Configurations .............................................................................23 Characteristics of Dual/Single Channel Configuration with/without Dynamic Mode.....24 LAN Connector LED States ........................................................................................38 LAN Connector LED States ........................................................................................39 Effects of Pressing the Power Switch .........................................................................42 Power States and Targeted System Power ................................................................43 Wake-up Devices and Events.....................................................................................44 Fan Connector Function/Operation.............................................................................46 System Memory Map..................................................................................................51
Tables
1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.
viii
Contents
15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46. 47. 48. 49. 50. 51. 52. 53. 54. 55. 56. 57. 58. 59. 60. 61. 62.
DMA Channels ...........................................................................................................51 I/O Map ......................................................................................................................52 PCI Configuration Space Map ....................................................................................53 Interrupts ....................................................................................................................54 PCI Interrupt Routing Map ..........................................................................................56 Auxiliary Line In Connector.........................................................................................61 ATAPI CD-ROM Connector ........................................................................................61 Front Panel Audio Connector .....................................................................................61 Rear Chassis Fan Connector .....................................................................................62 ATX12V Power Connector..........................................................................................63 Processor Fan Connector...........................................................................................63 Main Power Connector ...............................................................................................63 Front Chassis Fan Connector .....................................................................................64 Chassis Intrusion Connector.......................................................................................64 SCSI Hard Drive Activity LED Connector (Optional) ...................................................67 Serial ATA Connectors ...............................................................................................67 Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector ........................69 Front Panel Connector ...............................................................................................69 States for a One-Color Power LED.............................................................................70 States for a Two-Color Power LED.............................................................................70 Front Panel Audio Connector/Jumper Block ...............................................................73 BIOS Setup Configuration Jumper Settings................................................................73 DC Loading Characteristics ........................................................................................77 Fan Connector Current Capability ..............................................................................77 Thermal Considerations for Components ...................................................................80 MTBF Calculations .....................................................................................................80 Desktop Board D865PERC/D865PESO Environmental Specifications .......................81 Safety Regulations .....................................................................................................82 EMC Regulations........................................................................................................82 Product Certification Markings....................................................................................84 Boot Device Menu Options .........................................................................................90 Supervisor and User Password Functions ..................................................................92 BIOS Setup Program Menu Bar .................................................................................93 BIOS Setup Program Function Keys ..........................................................................94 Maintenance Menu .....................................................................................................94 Main Menu..................................................................................................................95 Advanced Menu..........................................................................................................96 PCI Configuration Submenu .......................................................................................97 Boot Configuration Submenu......................................................................................99 Peripheral Configuration Submenu...........................................................................100 Drive Configuration Submenu...................................................................................102 SATA/PATA Submenus............................................................................................105 Floppy Configuration Submenu ................................................................................106 Event Log Configuration Submenu ...........................................................................107 Video Configuration Submenu ..................................................................................108 USB Configuration Submenu....................................................................................109 Chipset Configuration Submenu ...............................................................................110 Fan Control Configuration Submenu ........................................................................112
ix
63. 64. 65. 66. 67. 68. 69. 70. 71. 72. 73. 74. 75. 76. 77. 78. 79. 80.
Hardware Monitoring Display....................................................................................113 Security Menu ..........................................................................................................114 Power Menu .............................................................................................................115 ACPI Submenu.........................................................................................................115 Boot Menu ................................................................................................................116 Boot Device Priority Submenu ..................................................................................117 Hard Disk Drives Submenu ......................................................................................118 Removable Devices Submenu..................................................................................118 ATAPI CD-ROM Drives Submenu ............................................................................119 Exit Menu .................................................................................................................119 BIOS Error Messages...............................................................................................121 Uncompressed INIT Code Checkpoints....................................................................123 Boot Block Recovery Code Checkpoints ..................................................................123 Runtime Code Uncompressed in F000 Shadow RAM ..............................................124 Bus Initialization Checkpoints ...................................................................................127 Upper Nibble High Byte Functions............................................................................127 Lower Nibble High Byte Functions............................................................................128 Beep Codes..............................................................................................................129
1 Product Description
What This Chapter Contains
1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 1.12 1.13 Board Differences.......................................................................................................11 Overview ....................................................................................................................12 Online Support ...........................................................................................................17 Operating System Support .........................................................................................17 Design Specifications .................................................................................................18 Processor ...................................................................................................................21 System Memory .........................................................................................................22 Intel 865PE Chipset ..................................................................................................29 I/O Controller ..............................................................................................................32 Audio Subsystem........................................................................................................34 LAN Subsystem..........................................................................................................37 Hardware Management Subsystem............................................................................39 Power Management ...................................................................................................42
1.1 Board Differences

This TPS describes these Intel Desktop Boards: D865PERC and D865PESO. The Desktop Boards are identical with the exception of the items listed in Table 1.
Table 1.
D865PERC
Summary of Board Differences

ATX Form Factor (11.60 inches by 9.60 inches [294.64 millimeters by 243.84 millimeters]) Six PCI bus connectors microATX Form Factor (9.60 inches by 9.60 inches [243.84 millimeters by 243.84 millimeters]) Three PCI bus connectors
D865PESO
NOTE
Most of the illustrations in this document show only the Desktop Board D865PERC. When there are significant differences between the two Desktop Boards, illustrations of both boards are provided.
11
1.2 Overview
1.2.1 Feature Summary
Feature Summary
D865PERC: ATX (11.60 inches by 9.60 inches [294.64 millimeters by 243.84 millimeters]) D865PESO: microATX (9.60 inches by 9.60 inches [243.84 millimeters by 243.84 millimeters]) Processor Support for an Intel Pentium 4 processor in an mPGA478 socket with a 400/533/800 MHz system bus Support for an Intel Celeron processor in an mPGA478 socket with a 400 MHz system bus Memory Four 184-pin DDR SDRAM Dual Inline Memory Module (DIMM) sockets Support for DDR 400, DDR 333, and DDR 266 Support for up to 4 GB of system memory Chipset Intel 865PE Chipset, consisting of: Intel 82865PE Memory Controller Hub (MCH) Intel 82801EB I/O Controller Hub (ICH5) 4 Mbit Firmware Hub (FWH) Video Audio I/O Control USB Peripheral Interfaces Universal 0.8 V / 1.5 V AGP 3.0 connector (with integrated retention mechanism) supporting 1x, 4x, and 8x AGP cards or an AGP Digital Display (ADD) card Flex 6 audio subsystem using the Analog Devices AD1985 codec LPC Bus I/O controller Support for USB 2.0 devices Eight USB ports One serial port One parallel port Two Serial ATA interfaces Two Parallel ATA IDE interfaces with UDMA 33, ATA-66/100 support One diskette drive interface PS/2* keyboard and mouse ports LAN Support The board provides one of the following: Gigabit (10/100/1000 Mbits/sec) LAN subsystem using the Intel 82547EI Platform LAN Connect (PLC) device 10/100 Mbits/sec LAN subsystem using the Intel 82562EZ Platform LAN Connect (PLC) device continued
Table 2 summarizes the major features of the Desktop Boards D865PERC and D865PESO.
Table 2.
Form Factor
12
Product Description
Table 2.
BIOS
Feature Summary (continued)

Intel/AMI BIOS (resident in the 4 Mbit FWH) Support for Advanced Configuration and Power Interface (ACPI), Plug and Play, and SMBIOS
Instantly Available PC Technology
Support for PCI Local Bus Specification Revision 2.2 Suspend to RAM support Wake on PCI, RS-232, front panel, PS/2 devices, and USB ports D865PERC: Six PCI bus add-in card connectors (SMBus routed to PCI bus connector 2) D865PESO: Three PCI bus add-in card connectors (SMBus routed to PCI bus connector 2)
Expansion Capabilities
Hardware Monitor Subsystem
Hardware monitoring and fan control ASIC Voltage sense to detect out of range power supply voltages Thermal sense to detect out of range thermal values Three fan connectors Three fan sense inputs used to monitor fan activity Fan speed control
For information about The boards compliance level with ACPI, Plug and Play, and SMBIOS
Refer to Section 1.5, page 18
1.2.2
Manufacturing Options
Table 3 describes the manufacturing options on the Desktop Boards D865PERC and D865PESO. Not every manufacturing option is available in all marketing channels. Please contact your Intel representative to determine which manufacturing options are available to you.
Table 3. Manufacturing Options
Allows add-in hard drive controller (SCSI or other) to use the same LED as the onboard IDE controller.
SCSI Hard Drive Activity LED Connector
For information about Available configurations for the Desktop Boards D865PERC and D865PESO
13
1.2.3
Board Layouts
Figure 1 shows the location of the major components on the Desktop Board D865PERC.
D E F A B C G H
I FF J EE DD CC BB AA Z
K L M N
Y X
U SR V T
P O
OM15938
A B C D E F G H I J K L M N O P
Auxiliary line-in connector Audio codec Front panel audio connector ATAPI CD-ROM connector Ethernet PLC device (Optional) AGP connector Rear chassis fan connector Back panel connectors +12V power connector (ATX12V) mPGA478 processor socket Processor fan connector Intel 82865PE MCH DIMM Channel A sockets DIMM Channel B sockets I/O controller Power connector
Q R S T U V W X Y Z AA BB CC DD EE FF
Diskette drive connector Parallel ATE IDE connectors SCSI Hard Drive Activity LED connector (optional) Front chassis fan connector Chassis intrusion connector 4 Mbit Firmware Hub (FWH) Speaker BIOS Setup configuration jumper block Auxiliary front panel power LED connector Front panel connector Serial ATA connectors Front panel USB connector Intel 82801EB I/O Controller Hub (ICH5) Front panel USB connector Battery PCI bus add-in card connectors
Figure 1. Desktop Board D865PERC Components
14
Product Description
Figure 2 shows the location of the major components on the Desktop Board D865PESO.
A B C D EF G
H FF EE I DD CC BB AA Z Y
J K L M
X W
T RQ U S
O N
OM15950
A B C D E F G H I J K L M N O P
Audio codec Front panel audio connector ATAPI CD-ROM connector Ethernet PLC device (Optional) AGP connector Rear chassis fan connector Back panel connectors +12V power connector (ATX12V) mPGA478 processor socket Processor fan connector Intel 82865PE MCH DIMM Channel A sockets DIMM Channel B sockets I/O controller Power connector Diskette drive connector
Q R S T U V W X Y Z AA BB CC DD EE FF
Parallel ATE IDE connectors SCSI Hard Drive Activity LED connector (optional) Front chassis fan connector Chassis intrusion connector 4 Mbit Firmware Hub (FWH) Speaker BIOS Setup configuration jumper block Auxiliary front panel power LED connector Front panel connector Serial ATA connectors Front panel USB connector Intel 82801EB I/O Controller Hub (ICH5) Front panel USB connector Battery PCI bus add-in card connectors Auxiliary line-in connector
Figure 2. Desktop Board D865PESO Components
15
1.2.4
Block Diagram
Figure 3 is a block diagram of the major functional areas of the boards.

= connector or socket Back Panel/ Front Panel USB Ports Parallel ATA IDE Interface USB Serial Port mPGA478 Processor Socket System Bus (400/533/800 MHz) LPC Bus I/O Controller Parallel Port PS/2 Mouse PS/2 Keyboard Diskette Drive Connector CSA Interface LPC Bus
Parallel ATA IDE Connectors (2)
LAN Connector
Gigabit LAN PLC (Optional)
AGP Interface Universal 0.8/ 1.5 V AGP 3.0 Connector Intel 82865PE Memory Controller Hub (MCH) AHA Bus Intel 82801EB I/O Controller Hub (ICH5)
Intel 82802AB 4 Mbit Firmware Hub (FWH)
Intel 865G Chipset

CSMA/CD Unit Interface Dual-Channel Memory Bus SMBus AC Link 10/100 LAN PLC (Optional) LAN Connector
Channel A DIMMs (2) Channel B DIMMs (2)
Serial ATA IDE Interface
Serial ATA IDE Connectors (2)
PCI Bus Front Left and Right Out PCI Slot 1 PCI Slot 2 PCI Slot 3 PCI Slot 4 PCI Slot 5 PCI Slot 6 D865PESO Only Hardware Monitoring and Fan Control ASIC SMBus AD1985 Audio Codec Center and LFE Out Rear Left and Right Out S/PDIF Line In Mic In CD-ROM Auxiliary Line In
OM16121
Figure 3. Block Diagram
16
Product Description
1.3 Online Support

To find information about Intel Desktop Boards D865PERC and D865PESO under Desktop Board Products or Desktop Board Support Available configurations for the Desktop Board D865PERC Available configurations for the Desktop Board D865PESO Processor data sheets ICH5 addressing Custom splash screens Audio software and utilities LAN software and drivers Visit this World Wide Web site: http://www.intel.com/design/motherbd http://support.intel.com/support/motherboards/desktop http://developer.intel.com/design/motherbd/rc/rc_available.htm http://developer.intel.com/design/motherbd/so/so_available.htm http://www.intel.com/design/litcentr http://developer.intel.com/design/chipsets/datashts http://intel.com/design/motherbd/gen_indx.htm http://www.intel.com/design/motherbd http://www.intel.com/design/motherbd
1.4 Operating System Support

The Desktop Boards D865PERC and D865PESO support drivers for all of the onboard hardware and subsystems under the following operating systems: Microsoft Windows* XP Windows ME Windows 2000 Windows 98 SE
Refer to Section 1.3
For information about Supported drivers
NOTES
Native USB 2.0 support has been tested with drivers for Windows 2000 (with Service Pack 3) and Windows XP (with Service Pack 1) and is not currently supported by any other operating system in the list above. Check Intels Desktop Board website for possible driver updates for other operating systems. Third party vendors may offer other drivers.
17
1.5 Design Specifications

Table 4 lists the specifications applicable to the Desktop Boards D865PERC and D865PESO.
Table 4.
Reference Name AC 97
Specifications
Specification Title Audio Codec 97 Version, Revision Date, and Ownership Revision 2.2, September 2000, Intel Corporation. Version 2.0, July 27, 2000, Compaq Computer Corporation, Intel Corporation, Microsoft Corporation, Phoenix Technologies Limited, and Toshiba Corporation. Revision 3.0, September 2002, Intel Corporation. AMIBIOS 8.0, 2001, American Megatrends, Inc. Version 1.03, June 20, 2001, DMTF, Intel Corporation. Revision 3, February 29, 2000, Contact: T13 Chair, Seagate Technology. Version 2.03, December 1998, Intel Corporation. Version 1.2, August 2000, Intel Corporation. Version 1.0, August 4, 1999, Intel Corporation. The information is available from ftp://download.intel.com/labs/ media/audio/download/ac97r 22.pdf http://www.acpi.info/spec.htm
ACPI
Advanced Configuration and Power Interface Specification
AGP
Accelerated Graphics Port Interface Specification AMIBIOS Desktop Core 8.0
http://www.agpforum.org/spec s_specs.htm http://www.ami.com/support/d oc/amibios8.pdf http://www.dmtf.org/standards /documents/ASF/DSP0114.p df http://www.t13.org
AMI BIOS
ASF
Alert Standard Format (ASF) Specification
ATA/ ATAPI-5
Information Technology-AT Attachment with Packet Interface - 5 (ATA/ATAPI-5) ATX Specification
ATX
http://www.formfactors.org/de veloper/specs/atx/atxspecs.ht m http://www.formfactors.org/de veloper/specs/atx/atxspecs.ht m http://www.intel.com/labs/man age/wfm/wfmspecs.htm continued
ATX12V
ATX/ATX12V Power Supply Design Guide Boot Integrity Services (BIS) Application Programming Interface (API)
BIS
18
Product Description
Table 4.
Reference Name DDR SDRAM
Specifications (continued)
Specification Title Double Data Rate (DDR) SDRAM Specification Version, Revision Date and Ownership Version 1.0, June 2000, JEDEC Solid State Technology Association. Revision 1.0, October 2001, JEDEC Solid State Technology Association. Revision 0.9, September 27, 2001, Intel Corporation. Revision 1.0, March 12, 2002, Intel Corporation. Version 1.7, 1997, Institute of Electrical and Electronic Engineers. Version 1.0, January 25, 1995, Phoenix Technologies Limited and International Business Machines Corporation. Revision 1.0, September 29, 1997, Intel Corporation. Version 1.0, December 1997, Intel Corporation. Revision 2.2, December 18, 1998, PCI Special Interest Group. Revision 1.1, December 18, 1998, PCI Special Interest Group. Version 1.0a, May 5, 1994, Compaq Computer Corporation, Phoenix Technologies Limited, and Intel Corporation. The information is available from http://www.jedec.org/
Design Specification for a 184 Pin DDR Unbuffered DIMM Intel JEDEC DDR 200/266 Unbuffered DIMM Specification Addendum EHCI Enhanced Host Controller Interface Specification for Universal Serial Bus IEEE Std 1284.1-1997 (Enhanced Parallel Port)
http://www.jedec.org/
http://developer.intel.com/t echnology/memory/index.ht m http://developer.intel.com/t echnology/usb/download/e hci-r10.pdf http://standards.ieee.org/re ading/ieee/std_public/descr iption/busarch/1284.11997_desc.html http://www.phoenix.com/res ources/specs-cdrom.pdf
EPP
El Torito
Bootable CD-ROM Format Specification
LPC
Low Pin Count Interface Specification microATX Motherboard Interface Specification PCI Local Bus Specification PCI Bus Power Management Interface Specification
http://www.intel.com/design /chipsets/industry/lpc.htm http://www.formfactors.org/ developer/specs/microatx/ microatxspecs.htm http://www.pcisig.com/speci fications http://www.pcisig.com/speci fications http://www.microsoft.com/h wdev/tech/PnP/default.asp
MicroATX
PCI
Plug and Play
Plug and Play BIOS Specification
continued
19
Table 4.
Reference Name PXE
Specifications (continued)
Specification Title Preboot Execution Environment SFX/SFX12V Power Supply Design Guide System Management BIOS Version, Revision Date and Ownership Version 2.1, September 20, 1999, Intel Corporation. Version 2.0, May 2001, Intel Corporation. Version 2.3.1, March 16, 1999, American Megatrends Incorporated, Award Software International Incorporated, Compaq Computer Corporation, Dell Computer Corporation, Hewlett-Packard Company, Intel Corporation, International Business Machines Corporation, Phoenix Technologies Limited, and SystemSoft Corporation. Revision 1.01, May 2002, Intel Corporation. Revision 1.1, March 1996, Intel Corporation. Revision 2.0, April 27, 2000, Compaq Computer Corporation, Hewlett-Packard Company, Lucent Technologies Inc., Intel Corporation, Microsoft Corporation, NEC Corporation, and Koninklijke Philips Electronics N.V. Version 2.0, December 18, 1998, Intel Corporation. The information is available from ftp://download.intel.com/lab s/manage/wfm/download/p xespec.pdf http://www.formfactors.org/ developer/specs/sfx/sfx12v. pdf http://www.dmtf.org/downlo ad/standards/DSP0119.pdf
SFX
SMBIOS
TFX12V
TFX12V Power Supply Design Guide Universal Host Controller Interface Design Guide Universal Serial Bus Specification
http://www.formfactors.org/ developer/specs/tfx12v/tfx1 2v_psdg_101.pdf http://developer.intel.com/d esign/USB/UHCI11D.htm http://www.usb.org/develop ers/docs
UHCI
USB
WfM
Wired for Management Baseline
http://www.intel.com/labs/m anage/wfm/wfmspecs.htm
20
Product Description
1.6 Processor
NOTE
Refer to Thermal Considerations (Section 2.12, page 78) for important information when using an Intel Pentium 4 processor operating above 2.80 GHz with this Intel desktop board. The board is designed to support the following: Intel Pentium 4 processors in an mPGA478 processor socket with a 400/533/800 MHz system bus Intel Celeron processors in an mPGA478 processor socket with a 400 MHz system bus
See the Intel web site listed below for the most up-to-date list of supported processors.
For information about Supported processors for the D865PERC board Supported processors for the D865PESO board Refer to: http://www.intel.com/design/motherbd/rc/rc_proc.htm http://www.intel.com/design/motherbd/so/so_proc.htm
CAUTION
Use only the processors listed on web site above. Use of unsupported processors can damage the board, the processor, and the power supply.
INTEGRATORS NOTES
Use only ATX12V-compliant power supplies with the Desktop Board D865PERC. Use only ATX12V-, SFX12V-, or TFX12V-compliant power supplies with the Desktop Board D865PESO. ATX12V, SFX12V, and TFX12V power supplies have an additional power lead that provides required supplemental power for the processor. Always connect the 20-pin and 4-pin leads of ATX12V, SFX12V, and TFX12V power supplies to the corresponding connectors on the desktop board, otherwise the board will not boot. Do not use a standard ATX power supply. The board will not boot with a standard ATX power supply. Refer to Table 5 on page 22 for a list of supported system bus frequency and memory speed combinations.
Refer to Section 2.8.2.2, page 60
For information about Power supply connectors
21
1.7 System Memory

The Desktop Boards D865PERC and D865PESO have four DIMM sockets and support the following memory features: 2.5 V (only) 184-pin DDR SDRAM DIMMs with gold-plated contacts Unbuffered, single-sided or double-sided DIMMs with the following restriction: Double-sided DIMMS with x16 organization are not supported. 4 GB maximum total system memory. Refer to Section 2.2.1 on page 49 for information on the total amount of addressable memory. Minimum total system memory: 64 MB Non-ECC DIMMs Serial Presence Detect DDR400, DDR333, and DDR266 SDRAM DIMMs
Table 5 lists the supported system bus frequency and memory speed combinations.
Table 5.
DDR400 DDR333 DDR266
Note:
(Note)
Supported System Bus Frequency and Memory Speed Combinations

The processor's system bus frequency must be 800 MHz 800 or 533 MHz 800, 533, or 400 MHz
To use this type of DIMM
When using an 800 MHz system bus frequency processor, DDR333 memory is clocked at 320 MHz. This minimizes system latencies to optimize system throughput.
NOTES
Remove the AGP video card before installing or upgrading memory to avoid interference with the memory retention mechanism. To be fully compliant with all applicable DDR SDRAM memory specifications, the board should be populated with DIMMs that support the Serial Presence Detect (SPD) data structure. This allows the BIOS to read the SPD data and program the chipset to accurately configure memory settings for optimum performance. If non-SPD memory is installed, the BIOS will attempt to correctly configure the memory settings, but performance and reliability may be impacted or the DIMMs may not function under the determined frequency.
For information about Obtaining DDR SDRAM specifications
22
Product Description
Table 6 lists the supported DIMM configurations.

Table 6.
DIMM Capacity 64 MB 64 MB 128 MB 128 MB 128 MB 256 MB 256 MB 256 MB 512 MB 512 MB 1024 MB
Supported Memory Configurations

Configuration SS SS DS SS SS DS SS SS DS SS DS DDR SDRAM Density 64 Mbit 128 Mbit 64 Mbit 128 Mbit 256 Mbit 128 Mbit 256 Mbit 512 Mbit 256 Mbit 512 Mbit 512 Mbit DDR SDRAM Organization Front-side/Back-side 8 M x 8/empty 8 M x 16/empty 8 M x 8/8 M x 8 16 M x 8/empty 16 M x 16/empty 16 M x 8/16 M x 8 32 M x 8/empty 32 M x 16/empty 32 M x 8/32 M x 8 64 M x 8/empty 64 M x 8/64 M x 8 Number of DDR SDRAM Devices 8 4 16 8 4 16 8 4 16 8 16
Note: In the second column, DS refers to double-sided memory modules (containing two rows of DDR SDRAM) and SS refers to single-sided memory modules (containing one row of DDR SDRAM).
23
1.7.1

Memory Configurations
Dual Channel memory interface. The board has two memory channels, each with two DIMM sockets, as shown in Figure 4 Dynamic Addressing Mode. Dynamic mode minimizes overhead by reducing memory accesses
The Intel 82865PE MCH component provides two features for enhancing memory throughput:
Table 7 summarizes the characteristics of Dual and Single Channel configurations with and without the use of Dynamic Mode.
Table 7. Characteristics of Dual/Single Channel Configuration with/without Dynamic Mode
Configuration Dual Channel with Dynamic Mode Dual Channel without Dynamic Mode Characteristics All DIMMs matched (Example configurations are shown in Figure 5) DIMMs matched from Channel A to Channel B DIMMs not matched within channels (Example configuration is shown in Figure 6) Single Channel with Dynamic Mode Lowest Single Channel without Dynamic Mode Single DIMM or DIMMs matched within a channel (Example configurations are shown in Figure 7) DIMMs not matched (Example configurations are shown in Figure 8)
Throughput Level Highest
Channel A, DIMM 0 Channel A, DIMM 1 Channel B, DIMM 0 Channel B, DIMM 1
OM15939
Figure 4. Memory Channel Configuration
24
Product Description
Dual Channel Configuration with Dynamic Mode (All DIMMs matched)
Channel A - DIMM 0
Channel B - DIMM 0
Example 1 Channel A - DIMM 1 Intel 82865PE MCH Channel B - DIMM 1
Channel A - DIMM 0
Channel B - DIMM 0
OM15985
Configuration Dual Channel with Dynamic Mode Dual Channel without Dynamic Mode Single Channel with Dynamic Mode
Characteristics All DIMMs matched DIMMs matched from Channel A to Channel B DIMMs not matched within channels Single DIMM or DIMMs matched within a channel DIMMs not matched
Lowest
Single Channel without Dynamic Mode
Figure 5. Examples of Dual Channel Configuration with Dynamic Mode
25
Dual Channel Configuration without Dynamic Mode - DIMMs not matched within channel - DIMMs match Channel A to Channel B
Channel A - DIMM 0
Channel B - DIMM 0
Channel A - DIMM 1
Intel 82865PE MCH
Channel B - DIMM 1
OM15986
Lowest
Figure 6. Example of Dual Channel Configuration without Dynamic Mode
26
Product Description
Single Channel Configuration with Dynamic Mode (Single DIMM or DIMMs matched within Channel)
Channel A - DIMM 0
Channel B - DIMM 0
Channel A - DIMM 0
Channel B - DIMM 0
OM15987
Lowest
Figure 7. Examples of Single Channel Configuration with Dynamic Mode
27
Channel A - DIMM 0
Channel B - DIMM 0
Channel A - DIMM 0
Channel B - DIMM 0
OM15988
Lowest
Figure 8. Examples of Single Channel Configuration without Dynamic Mode
28
Product Description
1.8 Intel 865PE Chipset

The Intel 865PE chipset consists of the following devices: Intel 82865PE Memory Controller Hub (MCH) with Accelerated Hub Architecture (AHA) bus Intel 82801EB I/O Controller Hub (ICH5) with AHA bus Firmware Hub (FWH)
The MCH is a centralized controller for the system bus, the memory bus, the AGP bus, and the Accelerated Hub Architecture interface. The ICH5 is a centralized controller for the boards I/O paths. The FWH provides the nonvolatile storage of the BIOS. The component combination provides the chipset interfaces as shown in Figure 9.
Parallel ATA IDE Interface System Bus CSMA/CD Interface USB
865PE Chipset
82865PE Memory Controller Hub (MCH) AHA Bus 82801EB (ICH5) I/O Controller Hub 82802AB 4 Mbit Firmware Hub (FWH)
CSA Interface
AGP Interface
Dual-Channel DDR SDRAM Bus
LPC Bus Serial PCI ATA AC Link SMBus Bus IDE Interface
OM16120
Figure 9. Intel 865PE Chipset Block Diagram

For information about The Intel 865PE chipset Resources used by the chipset Refer to http://developer.intel.com/ Chapter 2
29
1.8.1

Universal 0.8 V / 1.5 V AGP 3.0 Connector

4x, 8x AGP 3.0 add-in cards with 0.8 V I/O 1x, 4x AGP 2.0 add-in cards with 1.5 V I/O AGP Digital Display (ADD) cards
The AGP connector supports the following:
AGP is a high-performance interface for graphics-intensive applications, such as 3D applications. While based on the PCI Local Bus Specification, Rev. 2.2, AGP is independent of the PCI bus and is intended for exclusive use with graphical display devices. AGP overcomes certain limitations of the PCI bus related to handling large amounts of graphics data with the following features: Pipelined memory read and write operations that hide memory access latency Demultiplexing of address and data on the bus for nearly 100 percent efficiency
INTEGRATORS NOTES
AGP 2x operation is not supported. Install memory in the DIMM sockets prior to installing the AGP video card to avoid interference with the memory retention mechanism. The AGP connector is keyed for Universal 0.8 V AGP 3.0 cards or 1.5 V AGP 2.0 cards only. Do not attempt to install a legacy 3.3 V AGP card. The AGP connector is not mechanically compatible with legacy 3.3 V AGP cards.
Refer to Figure 1, page 14 Figure 2, page 15 Section 1.5, page 18
For information about The location of the AGP connector on the D865PERC board The location of the AGP connector on the D865PESO board Obtaining the Accelerated Graphics Port Interface Specification
1.8.2
USB
The boards support up to eight USB 2.0 ports, supports UHCI and EHCI, and uses UHCI- and EHCI-compatible drivers. The ICH5 provides the USB controller for all ports. The port arrangement is as follows: Two ports are implemented with stacked back panel connectors, adjacent to the PS/2 connectors Two ports are implemented with stacked back panel connectors, adjacent to the audio connectors Four ports are routed to two separate front panel USB connectors
NOTES
Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices. Native USB 2.0 support has been tested with drivers for Windows 2000 (with Service Pack 3) and Windows XP (with Service Pack 1) and is not currently supported by any other operating system. Check Intels Desktop Board website for possible driver updates for other operating systems.
30
Product Description
For information about The location of the USB connectors on the back panel The location of the front panel USB connectors The EHCI, front panel, UHCI, and USB specifications
Refer to Figure 18, page 58 Figure 23, page 68 Section 1.5, page 18
1.8.3

IDE Support
Two Parallel ATA IDE connectors, which support a total of four devices (two per connector) Two Serial ATA IDE connectors, which support one device per connector
The board provides four IDE interface connectors:
1.8.3.1
Parallel ATE IDE Interfaces
The ICH5s Parallel ATA IDE controller has two independent bus-mastering Parallel ATA IDE interfaces that can be independently enabled. The Parallel ATA IDE interfaces support the following modes: Programmed I/O (PIO): processor controls data transfer. 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec. Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 33 MB/sec. ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible. ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH5s ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec.
NOTE
ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections, noise, and inductive coupling. The Parallel ATA IDE interfaces also support ATAPI devices (such as CD-ROM drives) and ATA devices using the transfer modes listed in Section 4.4.4.1 on page 104. The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS. The Desktop Boards support Laser Servo (LS-120) diskette technology through the Parallel ATA IDE interfaces. An LS-120 drive can be configured as a boot device by setting the BIOS Setup programs Boot menu to one of the following: ARMD-FDD (ATAPI removable media device floppy disk drive) ARMD-HDD (ATAPI removable media device hard disk drive)
Refer to Figure 21, page 65 Figure 22, page 66
For information about The location of the Parallel ATA IDE connectors on the D865PESO board The location of the Parallel ATA IDE connectors on the D865PERC board
31
1.8.3.2
Serial ATA Interfaces
The ICH5s Serial ATA controller offers two independent Serial ATA ports with a theoretical maximum transfer rate of 150 MB/s per port. One device can be installed on each port for a maximum of two Serial ATA devices. A point-to-point interface is used for host to device connections, unlike Parallel ATA IDE which supports a master/slave configuration and two devices per channel. For compatibility, the underlying Serial ATA functionality is transparent to the operating system. The Serial ATA controller can operate in both legacy and native modes. In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard PCI resource steering is used. Native mode is the preferred mode for configurations using the Windows XP and Windows 2000 operating systems.
NOTE
Many Serial ATA drives use new low-voltage power connectors and require adaptors or power supplies equipped with low-voltage power connectors. For more information, see: http://www.serialata.org/
1.8.3.3
SCSI Hard Drive Activity LED Connector (Optional)
The SCSI hard drive activity LED connector is a 1 x 2-pin connector that allows an add-in hard drive controller to use the same LED as the onboard IDE controller. For proper operation, this connector should be wired to the LED output of the add-in hard drive controller. The LED indicates when data is being read from, or written to, either the add-in hard drive controller or the onboard IDE controller (Parallel ATA or Serial ATA).
For information about The location of the SCSI hard drive activity LED connector on the D865PESO board The location of the SCSI hard drive activity LED connector on the D865PERC board The signal names of the SCSI hard drive activity LED connector Refer to Figure 21, page 65 Figure 22, page 66 Table 29, page 66
1.8.4
Real-Time Clock, CMOS SRAM, and Battery
A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to 13 minutes/year at 25 C with 3.3 VSB applied.
NOTE
If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at power-on.
1.9 I/O Controller

The I/O controller provides the following features:
32
Product Description
One serial port One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port (EPP) support Serial IRQ interface compatible with serialized IRQ support for PCI systems PS/2-style mouse and keyboard interfaces Interface for one 1.44 MB or 2.88 MB diskette drive Intelligent power management, including a programmable wake-up event interface PCI power management support
The BIOS Setup program provides configuration options for the I/O controller.
For information about SMSC LPC47M172 I/O controller National Semiconductor PC87372 I/O Controller Refer to http://www.smsc.com http://www.national.com/
1.9.1
Serial Port
The boards have one serial port connector located on the back panel. The serial port supports data transfers at speeds up to 115.2 kbits/sec with BIOS support.
For information about The location of the serial port A connector Refer to Figure 18, page 58
1.9.2
Parallel Port
The 25-pin D-Sub parallel port connector is located on the back panel. Use the BIOS Setup program to set the parallel port mode.
For information about The location of the parallel port connector Setting the parallel ports mode Refer to Figure 18, page 58 Table 54, page 100
1.9.3
Diskette Drive Controller
The I/O controller supports one diskette drive. Use the BIOS Setup program to configure the diskette drive interface.
For information about The location of the diskette drive connector on the D865PESO board The location of the diskette drive connector on the D865PERC board The supported diskette drive capacities and sizes Refer to Figure 21, page 65 Figure 22, page 66 Table 57, page 106
33
1.9.4
Keyboard and Mouse Interface
PS/2 keyboard and mouse connectors are located on the back panel.
NOTE
The keyboard is supported in the bottom PS/2 connector and the mouse is supported in the top PS/2 connector. Power to the computer should be turned off before a keyboard or mouse is connected or disconnected.
For information about The location of the keyboard and mouse connectors Refer to Figure 18, page 58
1.10 Audio Subsystem

The boards provide a Flex 6 audio subsystem based on the Analog Devices AD1985 codec. The audio subsystem supports the following features: Advanced jack sense with Auto Topology Switching that enables the audio codec to recognize what device is connected to an audio port and alerts the user if the wrong type of device has been connected Split digital/analog architecture for improved S/N (signal-to-noise) ratio: > 94 dB
1.10.1
Audio Subsystem Software

Audio software and drivers are available from Intels World Wide Web site.
For information about Obtaining audio software and drivers
1.10.2

Intel Flex 6 Audio Subsystem

Intel 82801EB I/O Controller Hub (ICH5) Analog Devices AD1985 audio codec Microphone input that supports a single dynamic, condenser, or electret microphone ATAPI-style CD-ROM connector Front panel audio connector, including pins for: Line out Mic in Back panel audio connectors that are configurable through the audio devices drivers. The available configurations are shown in Figure 10.
The Flex 6 audio subsystem includes the following:
The subsystem has the following connectors:
34
Product Description
Two-Channel Analog Jack Option
Six-Channel Analog Shared Jack Option
5.1 Digital Shared Jack Option
Line In
Rear Channel Left and Right Out Front Channel Left and Right Out Center Channel and LFE (Subwoofer) Out
Line In
Line Out
S/PDIF Mic In
Mic In
OM15974
Figure 10. Back Panel Audio Connector Options for Flex 6 Audio Subsystem
INTEGRATORS NOTE
To access the S/PDIF signal with the 5.1 Digital Shared Jack option, connect an 1/8-inch stereo phone plug to RCA jack adapter/splitter as shown in Figure 11.
Connect to S/PDIF output on Back Panel
RCA Jack Left Channel (White, if colored)
1/8-inch Stereo Phone Plug
Connect to 5.1 speaker system or an S/PDIF decoder
OM16108
Figure 11. Adapter for S/PDIF Back Panel Connector
35
Figure 12 is a block diagram of the Flex 6 audio subsystem.

Rear Left and Right Out Front Left and Right Out Center and LFE (Subwoofer) Out 82801EB I/O Controller Hub (ICH5) AC 97 Link AD1985 Audio Codec S/PDIF Line In Mic In CD-ROM Auxiliary Line In
OM16102
Figure 12. Flex 6 Audio Subsystem Block Diagram

For information about The front panel audio connector The back panel audio connectors Refer to Section 2.9.1, page 72 Section 2.8.1, page 58
1.10.3
1.10.3.1
Audio Connectors
Front Panel Audio Connector
Refer to Figure 19, page 60 Table 22, page 61
A 2 x 5-pin connector provides mic in and line out signals for front panel audio connectors.
For information about The location of the connector The signal names of the front panel audio connector
NOTE
The front panel audio connector is alternately used as a jumper block for routing audio signals. Refer to Section 2.9.1 on page 72 for more information.
1.10.3.2
Auxiliary Line In Connector
A 1 x 4-pin ATAPI-style connector connects the left and right channel signals of an internal audio device to the audio subsystem.
For information about The location of the auxiliary line in connector The signal names of the auxiliary line in connector Refer to Figure 19, page 60 Table 20, page 61
1.10.3.3
ATAPI CD-ROM Audio Connector
A 1 x 4-pin ATAPI-style connector connects an internal ATAPI CD-ROM drive to the audio mixer.
For information about The location of the ATAPI CD-ROM connector The signal names of the ATAPI CD-ROM connector Refer to Figure 19, page 60 Table 21, page 61
36
Product Description
1.11 LAN Subsystem

The LAN subsystem consists of the following: Physical layer interface device. As a manufacturing option, the board includes one of the following Platform LAN Connect (PLC) devices: Intel 82562EZ PLC for 10/100 Mbits/sec Ethernet LAN connectivity Intel 82547EI PLC for Gigabit (10/100/1000 Mbits/sec) Ethernet LAN connectivity RJ-45 LAN connector with integrated status LEDs PCI bus master interface CSMA/CD protocol engine Serial CSMA/CD unit interface that supports the 82562EZ 8-bit CSA port interface that supports the 82547EI PCI power management Supports ACPI technology Supports LAN wake capabilities
Additional features of the LAN subsystem include:
1.11.1
10/100 Mbits/sec LAN Subsystem
The 10/100 Mbits/sec LAN subsystem includes the ICH5 (with its CSMA/CD interface), the Intel 82562EZ PLC, and an RJ-45 LAN connector with integrated status LEDs.
1.11.1.1

Intel 82562EZ Physical Layer Interface Device

Basic 10/100 Ethernet LAN connectivity Full device driver compatibility Programmable transit threshold Configuration EEPROM that contains the MAC address
The Intel 82562EZ provides the following functions:
1.11.1.2
RJ-45 LAN Connector with Integrated LEDs
Two LEDs are built into the RJ-45 LAN connector (shown in Figure 13 below).
Green LED Yellow LED
OM15076
Figure 13. LAN Connector LED Locations
37
Table 8 describes the LED states when the board is powered up and the 10/100 Mbits/sec LAN subsystem is operating.
Table 8.
LED Color Green Yellow
LAN Connector LED States

LED State Off On Off On (steady state) On (brighter and pulsing) Condition 10 Mbits/sec data rate is selected. 100 Mbits/sec data rate is selected. LAN link is not established. LAN link is established. The computer is communicating with another computer on the LAN.
1.11.2
Gigabit LAN Subsystem
The Gigabit (10/100/1000 Mbits/sec) LAN subsystem includes the MCH (with its CSA interface), the Intel 82547EI PLC, and an RJ-45 LAN connector with integrated status LEDs.
1.11.2.1

Intel 82547EI Platform LAN Connect Device

Basic 10/100/1000 Ethernet LAN connectivity Communication Streaming Architecture (CSA) port provides higher throughput and lower latencies than the Intel 82562EZ device, resulting in up to 30% higher bus throughput (up to wirespeed) Full device driver compatibility Programmable transit threshold Configuration EEPROM that contains the MAC address
Intel 82547EI provides the following functions:
1.11.2.2
RJ-45 LAN Connector with Integrated LEDs
Two LEDs are built into the RJ-45 LAN connector (as shown in Figure 14). Table 9 describes the LED states when the board is powered up and the Gigabit LAN subsystem is operating.
Green LED Green/Orange LED
OM15977
Figure 14. LAN Connector LED Locations
38
Product Description
Table 9.
LED
LAN Connector LED States

Color LED State Off On (steady state) On (brighter and pulsing) Off On On Condition LAN link is not established. LAN link is established. The computer is communicating with another computer on the LAN. 10 Mbit/sec data rate is selected. 100 Mbit/sec data rate is selected. 1000 Mbit/sec data rate is selected.
Left
Green
Right
Green Orange
1.11.3
LAN Subsystem Software

LAN software and drivers are available from Intels World Wide Web site.
For information about Obtaining LAN software and drivers
1.12 Hardware Management Subsystem

The hardware management features enable the Desktop Boards to be compatible with the Wired for Management (WfM) specification. The Desktop Board has several hardware management features, including the following: Fan monitoring and control (through the hardware monitoring and fan control ASIC) Thermal and voltage monitoring Chassis intrusion detection
For information about The WfM specification
1.12.1

Hardware Monitoring and Fan Control ASIC

Internal ambient temperature sensor Two remote thermal diode sensors for direct monitoring of processor temperature and ambient temperature sensing Power supply monitoring of five voltages (+5 V, +12 V, +3.3 VSB, +1.5 V, and +VCCP) to detect levels above or below acceptable values Thermally monitored closed-loop fan control, for all three fans, that can adjust the fan speed or switch the fans on or off as needed SMBus interface
Refer to Figure 15, page 40
The features of the hardware monitoring and fan control ASIC include:
For information about The location of the fan connectors and sensors for thermal monitoring
39
1.12.2
Thermal Monitoring
Figure 15 shows the location of the sensors and fan connectors.
A B
1 3
1 3
F
Item A B C D E F Description
D
OM15940
Thermal diode, located on processor die Remote ambient temperature sensor Ambient temperature sensor, internal to hardware monitoring and fan control ASIC Processor fan Rear chassis fan Front chassis fan
Figure 15. Thermal Monitoring
40
Product Description
1.12.3
Fan Monitoring
Fan monitoring can be implemented using Intel Active Monitor, LANDesk* software, or thirdparty software. The level of monitoring and control is dependent on the hardware monitoring ASIC used with the Desktop Board.
For information about The functions of the fan connectors Refer to Section 1.13.2.2, page 46
1.12.4
Chassis Intrusion and Detection
The Desktop Boards D865PERC and D865PESO support a chassis security feature that detects if the chassis cover is removed. The security feature uses a mechanical switch on the chassis that attaches to the chassis intrusion connector. When the chassis cover is removed, the mechanical switch is in the closed position.
41
1.13 Power Management

Power management is implemented at several levels, including: Software support through Advanced Configuration and Power Interface (ACPI) Hardware support: Power connector Fan connectors LAN wake capabilities Instantly Available PC technology Resume on Ring Wake from USB Wake from PS/2 devices Power Management Event signal (PME#) wake-up support
1.13.1
ACPI
ACPI gives the operating system direct control over the power management and Plug and Play functions of a computer. The use of ACPI with the Desktop Boards D865PERC and D865PESO requires an operating system that provides full ACPI support. ACPI features include: Plug and Play (including bus and device enumeration) Power management control of individual devices, add-in boards (some add-in boards may require an ACPI-aware driver), video displays, and hard disk drives Methods for achieving less than 15-watt system operation in the power-on/standby sleeping state A Soft-off feature that enables the operating system to power-off the computer Support for multiple wake-up events (see Table 12 on page 44) Support for a front panel power and sleep mode switch
Table 10 lists the system states based on how long the power switch is pressed, depending on how ACPI is configured with an ACPI-aware operating system.
Table 10. Effects of Pressing the Power Switch
and the power switch is pressed for Less than four seconds Less than four seconds More than four seconds Less than four seconds More than four seconds the system enters this state Power-on (ACPI G0 working state) Soft-off/Standby (ACPI G1 sleeping state) Fail safe power-off (ACPI G2/G5 Soft off) Wake-up (ACPI G0 working state) Power-off (ACPI G2/G5 Soft off) Refer to Section 1.5, page 18
If the system is in this state Off (ACPI G2/G5 Soft off) On (ACPI G0 working state) On (ACPI G0 working state) Sleep (ACPI G1 sleeping state) Sleep (ACPI G1 sleeping state) For information about
The Desktop Boards compliance level with ACPI
42
Product Description
1.13.1.1
System States and Power States
Under ACPI, the operating system directs all system and device power state transitions. The operating system puts devices in and out of low-power states based on user preferences and knowledge of how devices are being used by applications. Devices that are not being used can be turned off. The operating system uses information from applications and user settings to put the system as a whole into a low-power state. Table 11 lists the power states supported by the Desktop Boards D865PERC and D865PESO along with the associated system power targets. See the ACPI specification for a complete description of the various system and power states.
Table 11. Power States and Targeted System Power
Sleeping States S0 working S1 Processor stopped Processor States C0 working C1 stop grant Device States D0 working state. D1, D2, D3 device specification specific. D3 no power except for wake-up logic. D3 no power except for wake-up logic. D3 no power except for wake-up logic. D3 no power for wake-up logic, except when provided by battery or external source. Targeted System Power (Note 1) Full power > 30 W 5 W < power < 52.5 W
Global States G0 working state G1 sleeping state
G1 sleeping state G1 sleeping state G2/S5
S3 Suspend to RAM. Context saved to RAM. S4 Suspend to disk. Context saved to disk. S5 Soft off. Context not saved. Cold boot is required. No power to the system.
No power
Power < 5 W
(Note 2)
No power
Power < 5 W
(Note 2)
No power
Power < 5 W
(Note 2)
G3 mechanical off AC power is disconnected from the computer.

Notes: 1. 2.
No power
No power to the system. Service can be performed safely.
Total system power is dependent on the system configuration, including add-in boards and peripherals powered by the system chassis power supply. Dependent on the standby power consumption of wake-up devices used in the system.
43
1.13.1.2
Wake-up Devices and Events
Table 12 lists the devices or specific events that can wake the computer from specific states.
Table 12.
LAN Modem (back panel Serial Port A) PME# signal Power switch PS/2 devices RTC alarm USB
Note:
Wake-up Devices and Events

from this state S1, S3, S4, S5 (Note) S1, S3 S1, S3, S4, S5 (Note) S1, S3, S4, S5 S1, S3 S1, S3, S4, S5 S1, S3
These devices/events can wake up the computer
For LAN and PME# signal, S5 is disabled by default in the BIOS Setup program. Setting this option to Power On will enable a wake-up event from LAN in the S5 state.
NOTE
The use of these wake-up events from an ACPI state requires an operating system that provides full ACPI support. In addition, software, drivers, and peripherals must fully support ACPI wake events.
1.13.2
Hardware Support
CAUTION
Ensure that the power supply provides adequate +5 V standby current if LAN wake capabilities and Instantly Available PC technology features are used. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options. The Desktop Boards D865PERC and D865PESO provide several power management hardware features, including: Power connector Fan connectors LAN wake capabilities Instantly Available PC technology Resume on Ring Wake from USB Wake from PS/2 keyboard PME# signal wake-up support
LAN wake capabilities and Instantly Available PC technology require power from the +5 V standby line. The sections discussing these features describe the incremental standby power requirements for each.
44
Product Description
Resume on Ring enables telephony devices to access the computer when it is in a power-managed state. The method used depends on the type of telephony device (external or internal).
NOTE
The use of Resume on Ring and Wake from USB technologies from an ACPI state requires an operating system that provides full ACPI support.
1.13.2.1
Power Connector
ATX12V-, SFX12V-, and TFX12V-compliant power supplies can turn off the system power through system control. When an ACPI-enabled system receives the correct command, the power supply removes all non-standby voltages. When resuming from an AC power failure, the computer returns to the power state it was in before power was interrupted (on or off). The computers response can be set using the Last Power State feature in the BIOS Setup programs Boot menu.
For information about The location of the power connector The signal names of the power connector The BIOS Setup programs Boot menu The ATX12V, SFX12V, and TFX12V specifications Refer to Figure 19, page 60 Table 26, page 63 Table 67, page 116 Section 1.5, page 18
45
1.13.2.2
Fan Connectors
Fan Connector Function/Operation
Description +12 V DC connection for a processor fan or active fan heatsink. Fan is on in the S0 or S1 state. Fan is off when the system is off or in the S3, S4, or S5 state. Wired to a fan tachometer input of the hardware monitoring and fan control ASIC. Closed-loop fan control that can adjust the fan speed or switch the fans on or off as needed.
Table 13 summarizes the function/operation of the fan connectors.

Table 13.
Connector Processor fan
Front chassis fan
+12 V DC connection for a system or chassis fan. Fan is on in the S0 or S1 state. Fan is off when the system is off or in the S3, S4, or S5 state. Wired to a fan tachometer input of the hardware monitoring and fan control ASIC. Closed-loop fan control that can adjust the fan speed or switch the fans on or off as needed.
Rear chassis fan
+12 V DC connection for a system or chassis fan. Fan is on in the S0 or S1 state. Fan is off when the system is off or in the S3, S4, or S5 state. Wired to a fan tachometer input of the hardware monitoring and fan control ASIC. Closed-loop fan control that can adjust the fan speed or switch the fans on or off as needed.
For information about The location of the fan connectors The location of the fan connectors and sensors for thermal monitoring The signal names of the fan connectors
Refer to Figure 19, page 60 Figure 15, on page 40 Section 2.8.2.2, page 60
1.13.2.3
LAN Wake Capabilities
CAUTION
For LAN wake capabilities, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing LAN wake capabilities can damage the power supply. LAN wake capabilities enable remote wake-up of the computer through a network. The LAN subsystem PCI bus network adapter monitors network traffic at the Media Independent Interface. Upon detecting a Magic Packet* frame, the LAN subsystem asserts a wake-up signal that powers up the computer. Depending on the LAN implementation, the Desktop Boards D865PERC and D865PESO support LAN wake capabilities with ACPI in the following ways: The PCI bus PME# signal for PCI 2.2 compliant LAN designs The onboard LAN subsystem
46
Product Description
1.13.2.4
Instantly Available PC Technology
CAUTION
For Instantly Available PC technology, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing Instantly Available PC technology can damage the power supply. Instantly Available PC technology enables the Desktop Boards D865PERC and D865PESO to enter the ACPI S3 (Suspend-to-RAM) sleep-state. While in the S3 sleep-state, the computer will appear to be off (the power supply is off, and the front panel LED is amber if dual colored, or off if single colored.) When signaled by a wake-up device or event, the system quickly returns to its last known wake state. Table 12 on page 44 lists the devices and events that can wake the computer from the S3 state. The Desktop Boards D865PERC and D865PESO support the PCI Bus Power Management Interface Specification. For information on the version of this specification, see Section 1.5. Add-in boards that also support this specification can participate in power management and can be used to wake the computer. The use of Instantly Available PC technology requires operating system support and PCI 2.2 compliant add-in cards and drivers.
1.13.2.5

Resume on Ring
Resumes operation from ACPI S1 or S3 states Detects incoming call similarly for external and internal modems Requires modem interrupt be unmasked for correct operation
The operation of Resume on Ring can be summarized as follows:
1.13.2.6
Wake from USB
USB bus activity wakes the computer from ACPI S1 or S3 states.
NOTE
Wake from USB requires the use of a USB peripheral that supports Wake from USB.
1.13.2.7
Wake from PS/2 Devices
PS/2 device activity wakes the computer from an ACPI S1 or S3 state.
1.13.2.8
PME# Signal Wake-up Support
When the PME# signal on the PCI bus is asserted, the computer wakes from an ACPI S1, S3, S4, or S5 state (with Wake on PME enabled in BIOS).
47
1.13.2.9
+5 V Standby Power Indicator LED
The +5 V standby power indicator LED shows that power is still present even when the computer appears to be off. Figure 16 shows the location of the standby power indicator LED on the D865PERC board.
CAUTION
If AC power has been switched off and the standby power indicator is still lit, disconnect the power cord before installing or removing any devices connected to the board. Failure to do so could damage the board and any attached devices.
CR7J1
OM15941
Figure 16. Location of the Standby Power Indicator LED on the D865PERC Board
48
2 Technical Reference
2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 Introduction.................................................................................................................49 Memory Resources ....................................................................................................49 DMA Channels ...........................................................................................................51 Fixed I/O Map.............................................................................................................52 PCI Configuration Space Map ....................................................................................53 Interrupts ....................................................................................................................54 PCI Interrupt Routing Map ..........................................................................................55 Connectors .................................................................................................................57 Jumper Blocks............................................................................................................72 Mechanical Considerations.........................................................................................74 Electrical Considerations ............................................................................................77 Thermal Considerations..............................................................................................78 Reliability ....................................................................................................................80 Environmental ............................................................................................................81
2.1 Introduction
Sections 2.2 - 2.6 contain several standalone tables. Table 14 describes the system memory map, Table 15 lists the DMA channels, Table 16 shows the I/O map, Table 17 defines the PCI configuration space map, and Table 18 describes the interrupts. The remaining sections in this chapter are introduced by text found with their respective section headings.
2.2 Memory Resources

2.2.1 Addressable Memory
The board utilizes 4 GB of addressable system memory. Typically the address space that is allocated for PCI add-in cards, AGP aperture, BIOS (firmware hub), and chipset overhead resides above the top of DRAM (total system memory). On a system that has 4 GB of system memory installed, it is not possible to use all of the installed memory due to system address space being allocated for other system critical functions. These functions include the following: Memory-mapped I/O that is dynamically allocated for PCI and AGP cards AGP aperture APIC and chipset overhead (approximately 18 MB) BIOS/firmware hub (approximately 2 MB)
The amount of installed memory that can be used will vary based on add-in cards and BIOS settings. For example, if the PCI cards are requesting 200 MB of system memory and the AGP aperture is set to 256 MB in the BIOS Setup program, there will be approximately 3.54 GB of memory that can be accessed. Figure 17 shows a schematic of the system memory map. All
49
installed system memory can be used when there is no overlap of system addresses. For example, all of the system address space can be utilized on a system that has 2 GB of installed system memory, AGP aperture set for 256 MB, and the PCI cards are requesting 200 MB of system address space.
4 GB Top of System Address Space FLASH APIC Reserved ~20 MB
PCI Memory Range (contains AGP window, AGP aperture, PCI, and ICH ranges)
0FFFFFH 0F0000H 0EFFFFH Top of usable DRAM (memory visible to the operating system)
1 MB Upper BIOS area (64 KB) 960 KB Lower BIOS area (64 KB; 16 KB x 4) 896 KB Add-in Card BIOS and Buffer area (128 KB; 16 KB x 8) 768 KB Standard PCI/ ISA Video Memory (SMM Memory) 128 KB * DOS area (640 KB)
0E0000H 0DFFFFH
DRAM Range 1 MB DOS Compatibility Memory 640 KB
0C0000H 0BFFFFH
0A0000H 09FFFFH 00000H
640 KB
0 MB
0 KB
* Optionally mapped to the internal AGP

OM16106
Figure 17. Detailed System Memory Address Map
50
Technical Reference
2.2.2
Memory Map
System Memory Map
Address Range (hex) 100000 - FFFFFFFF F0000 - FFFFF E0000 - EFFFF C8000 - DFFFF Size 4095 MB 64 KB 64 KB 96 KB Description Extended memory Runtime BIOS Reserved Potential available high DOS memory (open to the PCI bus). Dependent on video adapter used. Video memory and BIOS Extended BIOS data (movable by memory manager software) Extended conventional memory Conventional memory
Table 14 lists the system memory map.

Table 14.
Address Range (decimal) 1024 K - 4194304 K 960 K - 1024 K 896 K - 960 K 800 K - 896 K
640 K - 800 K 639 K - 640 K 512 K - 639 K 0 K - 512 K
A0000 - C7FFF 9FC00 - 9FFFF 80000 - 9FBFF 00000 - 7FFFF
160 KB 1 KB 127 KB 512 KB
2.3 DMA Channels

Table 15.
0 1 2 3 4 5 6 7
DMA Channels
Data Width 8 or 16 bits 8 or 16 bits 8 or 16 bits 8 or 16 bits 8 or 16 bits 16 bits 16 bits 16 bits System Resource Open Parallel port Diskette drive Parallel port (for ECP or EPP) DMA controller Open Open Open
DMA Channel Number
51
2.4 Fixed I/O Map

Table 16.
0000 - 00FF
I/O Map
Size 256 bytes Description Used by the Desktop Board D865PERC/D865PESO. Refer to the ICH5 data sheet for dynamic addressing information. Secondary Parallel ATA IDE channel command block Primary Parallel ATA IDE channel command block LPT3 LPT2 COM4 COM2 Secondary Parallel ATA IDE channel control block Secondary IDE channel status port LPT1 Intel 82865PE MCH Intel 82865PE MCH COM3 Diskette channel Primary Parallel ATA IDE channel control block COM1 Edge/level triggered PIC ECP port, LPTn base address + 400h PCI configuration address register Reset control register PCI configuration data register Primary Parallel ATA IDE bus master registers Secondary Parallel ATA IDE bus master registers
Address (hex)
0170 - 0177 01F0 - 01F7 0228 - 022F (Note 1) 0278 - 027F (Note 1) 02E8 - 02EF (Note 1) 02F8 - 02FF (Note 1) 0374 - 0377 0377, bits 6:0 0378 - 037F 03B0 - 03BB 03C0 - 03DF 03E8 - 03EF 03F0 - 03F5 03F4 03F7 03F8 - 03FF 04D0 - 04D1 LPTn + 400 0CF8 - 0CFB (Note 2) 0CF9 (Note 3) 0CFC - 0CFF FFA0 - FFA7 FFA8 - FFAF
Notes: 1. 2. 3.
8 bytes 8 bytes 8 bytes 8 bytes 8 bytes 8 bytes 4 bytes 7 bits 8 bytes 12 bytes 32 bytes 8 bytes 6 bytes 1 byte 8 bytes 2 bytes 8 bytes 4 bytes 1 byte 4 bytes 8 bytes 8 bytes
Default, but can be changed to another address range Dword access only Byte access only
NOTE
Some additional I/O addresses are not available due to ICH5 address aliassing. The ICH5 data sheet provides more information on address aliassing.
For information about Obtaining the ICH5 data sheet Refer to Section 1.3 on page 17
52
Technical Reference
2.5 PCI Configuration Space Map

Table 17. PCI Configuration Space Map
Device Number (hex) 00 01 03 1E 1F 1F 1F 1F 1F 1F 1D 1D 1D 1D 1D 00 01 08 00 01 02 03 04 05 Function Number (hex) 00 00 00 00 00 01 02 03 05 06 00 01 02 03 07 00 00 00 00 00 00 00 00 00 Description Memory controller of Intel 82865PE component Host to AGP bridge (virtual PCI-to-PCI) PCI to CSA Bridge (virtual PCI-to-PCI) Hub link to PCI bridge Intel 82801EB ICH5 PCI to LPC bridge Parallel ATA IDE controller Serial ATA controller SMBus controller AC 97 audio controller AC 97 modem controller USB UHCI controller 1 USB UHCI controller 2 USB UHCI controller 3 USB UHCI controller 4 EHCI controller AGP add-in card Intel 82547EI Gigabit LAN PLC (if present) Intel 82562EZ 10/100 Mbits/sec LAN PLC (if present) PCI bus connector 1 PCI bus connector 2 PCI bus connector 3 PCI bus connector 4 (Note 2) PCI bus connector 5 (Note 2) PCI bus connector 6 (Note 2) Bus Number (hex) 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01
(Note 1) (Note 1) (Note 1) (Note 1) (Note 1) (Note 1) (Note 1) (Note 1)
Notes: 1. Bus number = 03 when the Intel 82547EI Gigabit LAN controller is used. Otherwise, bus number = 02. 2. Desktop Board D865PERC only.
53
2.6 Interrupts
The interrupts can be routed through either the Programmable Interrupt Controller (PIC) or the Advanced Programmable Interrupt Controller (APIC) portion of the ICH5 component. The PIC is supported in Windows 98 SE and Windows ME and uses the first 16 interrupts. The APIC is supported in Windows 2000 and Windows XP and supports a total of 24 interrupts.
Table 18.
IRQ NMI 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 (Note 2) 17 18 20 21 22
(Note 2) (Note 2)
Interrupts
System Resource I/O channel check Reserved, interval timer Reserved, keyboard buffer full Reserved, cascade interrupt from slave PIC COM2 (Note 1) COM1 (Note 1) LPT2 (Plug and Play option)/User available Diskette drive LPT1 (Note 1) Real-time clock Reserved for ICH5 system management bus User available User available Onboard mouse port (if present, else user available) Reserved, math coprocessor Primary IDE/Serial ATA (if present, else user available) Secondary IDE/Serial ATA (if present, else user available) USB UHCI controller 1 / USB UHCI controller 4 (through PIRQA) AC 97 audio/modem/User available (through PIRQB) ICH5 USB controller 3 (through PIRQC) ICH5 USB controller 2 (through PIRQD) ICH5 LAN (through PIRQE) User available (through PIRQF) User available (through PIRQG) ICH5 USB 2.0 EHCI controller/User available (through PIRQH)
19 (Note 2)
(Note 2) (Note 2) (Note 2)
23 (Note 2)
Notes: 1. 2.
Default, but can be changed to another IRQ. Available in APIC mode only.
54
Technical Reference
2.7 PCI Interrupt Routing Map

This section describes interrupt sharing and how the interrupt signals are connected between the PCI bus connectors and onboard PCI devices. The PCI specification specifies how interrupts can be shared between devices attached to the PCI bus. In most cases, the small amount of latency added by interrupt sharing does not affect the operation or throughput of the devices. In some special cases where maximum performance is needed from a device, a PCI device should not share an interrupt with other PCI devices. Use the following information to avoid sharing an interrupt with a PCI add-in card. PCI devices are categorized as follows to specify their interrupt grouping: INTA: By default, all add-in cards that require only one interrupt are in this category. For almost all cards that require more than one interrupt, the first interrupt on the card is also classified as INTA. INTB: Generally, the second interrupt on add-in cards that require two or more interrupts is classified as INTB. (This is not an absolute requirement.) INTC and INTD: Generally, a third interrupt on add-in cards is classified as INTC and a fourth interrupt is classified as INTD.
The ICH5 has eight Programmable Interrupt Request (PIRQ) input signals. All PCI interrupt sources either onboard or from a PCI add-in card connect to one of these PIRQ signals. Some PCI interrupt sources are electrically tied together on the Desktop Boards D865PERC and D865PESO and therefore share the same interrupt. Table 19 shows an example of how the PIRQ signals are routed. For example, using Table 19 as a reference, assume an add-in card using INTA is plugged into PCI bus connector 3. In PCI bus connector 3, INTA is connected to PIRQB, which is already connected to the ICH5 audio controller. The add-in card in PCI bus connector 3 now shares an interrupt with the onboard interrupt source.
55
Table 19.
PCI Interrupt Routing Map

ICH5 PIRQ Signal Name PIRQA INTA PIRQB INTB INTB INTB INTB INTA INTC INTD INTD INTC INTD
(Note) (Note) (Note)
PCI Interrupt Source AGP connector SMBus controller ICH5 USB UHCI controller 2 AC 97 ICH5 Audio ICH5 LAN ICH5 USB UHCI controller 3
PIRQC
PIRQD
PIRQE
PIRQF
PIRQG
PIRQH
ICH5 USB UHCI controller 1 INTA
ICH5 USB UHCI controller 4 INTA

ICH5 USB 2.0 EHCI controller
PCI bus connector 1 PCI bus connector 2 PCI bus connector 3 PCI bus connector 4 PCI bus connector 5 PCI bus connector 6 Serial ATA
Note: Desktop Board D865PERC only
INTA INTB INTC
INTB INTA INTD
INTC INTD
INTA
INTB INTB INTA
INTC INTA INTD INTB INTD INTA INTC INTB
INTC INTA
NOTE
In PIC mode, the ICH5 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6, 7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal. Refer to Table 18 for the allocation of PIRQ lines to IRQ signals in APIC mode.
56
Technical Reference
2.8 Connectors
CAUTION
Only the following connectors have overcurrent protection: back panel USB, front panel USB, and PS/2. The other internal connectors are not overcurrent protected and should connect only to devices inside the computers chassis, such as fans and internal peripherals. Do not use these connectors to power devices external to the computers chassis. A fault in the load presented by the external devices could cause damage to the computer, the power cable, and the external devices themselves. This section describes the boards connectors. The connectors can be divided into these groups: Back panel I/O connectors (see page 58) PS/2 keyboard and mouse USB (four ports) Parallel port Serial port A LAN Audio (line out, line in, and mic in) Internal I/O connectors (see page 59) Audio (auxiliary line input, ATAPI CD-ROM, and front panel audio) Fans [three] Power Add-in boards (PCI and AGP) Parallel ATA IDE Diskette drive SCSI hard drive activity LED (optional) Chassis intrusion Serial ATA External I/O connectors (see page 68) Front panel USB (two connector for four ports) Auxiliary front panel power/sleep/message-waiting LED Front panel (power/sleep/message-waiting LED, power switch, hard drive activity LED, reset switch, and auxiliary front panel power LED)
NOTE
When installing the D865PESO board in a microATX chassis, make sure that peripheral devices are installed at least 1.5 inches above the main power connector, the diskette drive connector, the Parallel ATA IDE connectors, and the DIMM sockets.
57
2.8.1
Back Panel Connectors
Figure 18 shows the location of the back panel connectors. The back panel connectors are color-coded in compliance with PC 99 recommendations. The figure legend below lists the colors used.
E C A B D
Item A B C D E F G H I J Description PS/2 mouse port PS/2 keyboard port USB ports Serial port A Parallel port LAN USB ports Audio line in Mic in Audio front left and right out
G
Color Green Purple Black Teal Burgundy Black Black Light blue Pink Lime green
I
OM15942
Figure 18. Back Panel Connectors
58
Technical Reference
NOTE
The back panel audio line out connector is designed to power headphones or amplified speakers only. Poor audio quality occurs if passive (non-amplified) speakers are connected to this output.
2.8.2
Internal I/O Connectors

Audio (see page 60) Auxiliary line in ATAPI CD-ROM Front panel audio Power and hardware control (see page 62) Fans [3] ATX12V power Main power Chassis intrusion Add-in boards and peripheral interfaces (see page 65) PCI bus AGP IDE Diskette drive SCSI hard drive activity LED (optional) Serial ATA
The internal I/O connectors are divided into the following functional groups:
2.8.2.1

Expansion Slots
AGP connector: The AGP connector is keyed for Universal 0.8 V AGP 3.0 cards or 1.5 V AGP 2.0 cards only. Do not install a legacy 3.3 V AGP card. The AGP connector is not mechanically compatible with legacy 3.3 V AGP cards. PCI rev 2.2 compliant local bus slots (six on the Desktop Board D865PERC, three on the Desktop Board D865PESO). The SMBus is routed to PCI bus connector 2 only (ATX expansion slot 6). PCI add-in cards with SMBus support can access sensor data and other information residing on the Desktop Board.
The board has the following expansion slots:
NOTE
This document references back-panel slot numbering with respect to processor location on the board. The AGP slot is not numbered. PCI slots are identified as PCI slot #x, starting with the slot closest to the processor. Figure 21 (page 65) and Figure 22 (page 66) illustrate the boards PCI slot numbering.
59
2.8.2.2
Audio Connectors
Figure 19 shows the location of the audio connectors.

A B C
1 9
2 10 1 4
1 4
OM15943
Item A B C
Description Auxiliary line in, ATAPI style (white) ATAPI CD-ROM (black) Front panel audio
For more information see: Table 20 Table 21 Table 22
Figure 19. Audio Connectors
60
Technical Reference
Table 20.
Pin 1 2 3 4
Auxiliary Line In Connector

Signal Name Left auxiliary line in Ground Ground Right auxiliary line in
Table 21.
Pin 1 2 3 4
ATAPI CD-ROM Connector

Signal Name Left audio input from CD-ROM CD audio differential ground CD audio differential ground Right audio input from CD-ROM
Table 22.
Pin 1 3 5 7 9
Front Panel Audio Connector

Signal Name Mono Mic in (Stereo Mic 1) Mono Mic Bias (Stereo Mic 2) RIGHT_OUT Ground LEFT_OUT Pin 2 4 6 8 10 Signal Name Ground +5 V Right channel return Key Left channel return
INTEGRATORS NOTE
The front panel audio connector is alternately used as a jumper block for routing audio signals. Refer to Section 2.9.1 on page 72 for more information.
61
2.8.2.3
Power and Hardware Control Connectors
Figure 20 shows the location of the power and hardware control connectors.
A B
1 3 3
1 2 4
1 3
20
1 1 3
11 1
FE
C
OM15944
Item A B C D E F
Description Rear chassis fan +12 V power connector (ATX12V) Processor fan Main power Front chassis fan Chassis intrusion
For more information see: Table 23 Table 24 Table 25 Table 26 Table 27 Table 28
Figure 20. Power and Hardware Control Connectors
Table 23.
Pin 1 2 3
Rear Chassis Fan Connector

Signal Name Control +12 V REAR_TACH_OUT
62
Technical Reference
INTEGRATORS NOTES
Use only ATX12V-compliant power supplies with the Desktop Board D865PERC. Use only ATX12V-, SFX12V-, or TFX12V-compliant power supplies with the Desktop Board D865PESO. ATX12V, SFX12V, and TFX12V power supplies have an additional power lead that provides required supplemental power for the processor. Always connect the 20-pin and 4-pin leads of ATX12V, SFX12V, and TFX12V power supplies to the corresponding connectors on the desktop board, otherwise the board will not boot. Do not use a standard ATX power supply. The board will not boot with a standard ATX power supply.
ATX12V Power Connector
Signal Name Ground +12 V Pin 2 4 Signal Name Ground +12 V
Table 24.
Pin 1 3
Table 25.
Pin 1 2 3
Processor Fan Connector

Signal Name Control +12 V CPU_FAN_TACH
Table 26.
Pin 1 2 3 4 5 6 7 8 9 10
Main Power Connector

Signal Name +3.3 V +3.3 V Ground +5 V Ground +5 V Ground PWRGD (Power Good) +5 V (Standby) +12 V Pin 11 12 13 14 15 16 17 18 19 20 Signal Name +3.3 V -12 V Ground PS-ON# (power supply remote on/off) Ground Ground Ground No connect +5 V +5 V
63
Table 27.
Pin 1 2 3
Front Chassis Fan Connector

Signal Name Control +12 V Tach
Table 28.
Pin 1 2
Chassis Intrusion Connector

Signal Name Intruder Ground
64
Technical Reference
2.8.2.4
Add-in Board and Peripheral Interface Connectors
Figure 21 shows the location of the add-in board connector and peripheral connectors for the Desktop Board D865PERC. Note the following considerations for the PCI bus connectors (for both Desktop Boards): All of the PCI bus connectors are bus master capable. SMBus signals are routed to PCI bus connector 2. This enables PCI bus add-in boards with SMBus support to access sensor data on the Desktop Board. The specific SMBus signals are as follows: The SMBus clock line is connected to pin A40. The SMBus data line is connected to pin A41.
A B C D E F G
2 1 2 1
40 39 2 34 33 39 1
K J
H
OM15945
Item A B C D E F G
Description PCI bus connector 6 PCI bus connector 5 PCI bus connector 4 PCI bus connector 3 PCI bus connector 2 PCI bus connector 1 AGP connector
Item H I J K L M
Description Diskette drive Primary IDE [black] Secondary IDE [white] SCSI hard drive activity LED (optional) Serial ATA connector 1 Serial ATA connector 0
Figure 21. D865PERC Add-in Board and Peripheral Interface Connectors
65
Figure 22 shows the location of the add-in board connector and peripheral connectors for the Desktop Board D865PESO.
A B C D
2 1 2 1
40 39 2 34 33 39 1
H G
E
OM15957
Item A B C D E
Description PCI bus connector 3 PCI bus connector 2 PCI bus connector 1 AGP connector Diskette drive
Item F G H I J
Description Primary IDE [black] Secondary IDE [white] SCSI hard drive activity LED (optional) Serial ATA connector 1 Serial ATA connector 0
Figure 22. D865PESO Add-in Board and Peripheral Interface Connectors
INTEGRATORS NOTES
The AGP connector is keyed for Universal 0.8 V AGP 3.0 cards or 1.5 V AGP 2.0 cards only. Do not attempt to install a legacy 3.3 V AGP card. The AGP connector is not mechanically compatible with legacy 3.3 V AGP cards. Not all PCI video cards can be used in PCI bus connectors 1 and 2 (the PCI bus connectors closest to the processor). To avoid clearance problems, install PCI video cards in PCI bus connector 3.
66
Technical Reference
Table 29.
Pin 1 2
SCSI Hard Drive Activity LED Connector (Optional)

Signal Name SCSI_ACT# No connect
Table 30.
Pin 1 2 3 4 5 6 7
Serial ATA Connectors

Signal Name Ground TXP TXN Ground RXN RXP Ground
67
2.8.3
External I/O Connectors
Figure 23 shows the locations of the external I/O connectors.
1 7 10
C B
1 7
2 10
1
9
2
8 1 3
A
OM15946
Item A B C D
Description Auxiliary front panel power/sleep/message-waiting LED Front panel Front panel USB Front panel USB
Color Black White Black Black
For more information see: Table 31 Table 32 Figure 25 Figure 25
Figure 23. External I/O Connectors
68
Technical Reference
2.8.3.1
Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector
Pins 1 and 3 of this connector duplicate the signals on pins 2 and 4 of the front panel connector.
Table 31.
Pin 1 2 3
Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector

Signal Name HDR_BLNK_GRN Not connected HDR_BLNK_YEL Out Front panel yellow LED In/Out Out Description Front panel green LED
2.8.3.2
Front Panel Connector
This section describes the functions of the front panel connector. Table 32 lists the signal names of the front panel connector. Figure 24 is a connection diagram for the front panel connector.
Table 32.
Pin 1 3
Front Panel Connector

In/Out Out Out Description Hard disk LED pull-up (750 ) to +5 V Hard disk active LED Pin 2 4 Signal HDR_BLNK_ GRN HDR_BLNK_ YEL In/Out Power LED Out Out Front panel green LED Front panel yellow LED Description Hard Drive Activity LED
Signal HD_PWR HAD#
Reset Switch 5 7 Ground FP_RESET# In Power 9 +5 V Power 10 N/C Ground Reset switch 6 8 FPBUT_IN Ground
On/Off Switch In Power switch Ground Not Connected Not connected
Hard Drive Activity LED

Reset Switch
Single-colored Power LED
Dual-colored Power LED
1 3 5 7
2 4 6 8

Power Switch

+5 V DC
N/C
OM16110
Figure 24. Connection Diagram for Front Panel Connector
69
2.8.3.2.1
Hard Drive Activity LED Connector
Pins 1 and 3 can be connected to an LED to provide a visual indicator that data is being read from or written to a hard drive. Proper LED function requires one of the following: 2.8.3.2.2 A Serial ATA hard drive connected to an onboard Serial ATA connector An IDE hard drive connected to an onboard IDE connector Reset Switch Connector
Pins 5 and 7 can be connected to a momentary single pole, single throw (SPST) type switch that is normally open. When the switch is closed, the board resets and runs the POST. 2.8.3.2.3 Power/Sleep/Message Waiting LED Connector
Pins 2 and 4 can be connected to a one- or two-color LED. Table 33 shows the possible states for a one-color LED. Table 34 shows the possible states for a two-color LED.
Table 33.
LED State Off Steady Green Blinking Green
States for a One-Color Power LED

Description Power off/sleeping Running Running/message waiting
Table 34.
LED State Off
States for a Two-Color Power LED

Description Power off Running Running/message waiting Sleeping Sleeping/message waiting
Steady Green Blinking Green Steady Yellow Blinking Yellow
NOTE
To use the message waiting function, ACPI must be enabled in the operating system and a message-capturing application must be invoked.
2.8.3.2.4
Power Switch Connector
Pins 6 and 8 can be connected to a front panel momentary-contact power switch. The switch must pull the SW_ON# pin to ground for at least 50 ms to signal the power supply to switch on or off. (The time requirement is due to internal debounce circuitry on the board.) At least two seconds must pass before the power supply will recognize another on/off signal.
70
Technical Reference
2.8.3.3
Front Panel USB Connectors
Figure 25 is a connection diagram for the front panel USB connectors.
INTEGRATORS NOTES
The +5 V DC power on the USB connector is fused. Pins 1, 3, 5, and 7 comprise one USB port. Pins 2, 4, 6, and 8 comprise one USB port. Use only a front panel USB connector that conforms to the USB 2.0 specification for highspeed USB devices.
Power (+5 V DC)
One USB Port
Power (+5 V DC) D D+ Ground No Connect

OM15963
D D+ Ground Key (no pin)
3 5 7
4 6 8
One USB Port
10
Figure 25. Connection Diagram for Front Panel USB Connectors
71
2.9 Jumper Blocks

CAUTION
Do not move any jumpers with the power on. Always turn off the power and unplug the power cord from the computer before changing a jumper setting. Otherwise, the Desktop Board could be damaged. Figure 26 shows the location of the jumper blocks.
A
1 9 2 10
J9A2
B
1 3
J9J4
OM15947
Item A B
Description Front panel audio connector/jumper block BIOS Setup configuration jumper block
Reference Designator J9A2 J9J4
Figure 26. Location of the Jumper Blocks
2.9.1

Front Panel Audio Connector/Jumper Block

With jumpers installed, the audio line out signals are routed to the back panel audio line out connector. With jumpers removed, the connector provides audio line out and mic in signals for front panel audio connectors.
This connector has two functions:
Table 35 describes the two configurations of this connector/jumper block.
72
Technical Reference
CAUTION
Do not place jumpers on this block in any configuration other than the one described in Table 35. Other jumper configurations are not supported and could damage the Desktop Board.
Table 35. Front Panel Audio Connector/Jumper Block
1 and 2 3 and 4 5 and 6 9 and 10 Audio line out and mic in signals are available for front panel audio connectors. Table 22 on page 61 lists the names of the signals available on this connector when no jumpers are installed. Configuration Audio line out signals are routed to the back panel audio line out connector. The back panel audio line out connector is shown in Figure 18 on page 58.
Jumper Setting
1 3 5 7 9 10 2 4 6
1 3 5 7 9
2 4 6
No jumpers installed
10
INTEGRATORS NOTE
When the jumpers are removed and this connector is used for front panel audio, the back panel audio line out and mic in connectors are disabled.
2.9.2
BIOS Setup Configuration Jumper Block
The 3-pin jumper block determines the BIOS Setup programs mode. Table 36 describes the jumper settings for the three modes: normal, configure, and recovery. When the jumper is set to configure mode and the computer is powered-up, the BIOS compares the processor version and the microcode version in the BIOS and reports if the two match.
Table 36.
Normal 1-2 Configure 2-3 Recovery None
1 3 1 3 1 3
BIOS Setup Configuration Jumper Settings

Jumper Setting Configuration The BIOS uses current configuration information and passwords for booting. After the POST runs, Setup runs automatically. The maintenance menu is displayed. The BIOS attempts to recover the BIOS configuration. A recovery diskette is required.
Function/Mode
73
2.10 Mechanical Considerations

2.10.1 D865PERC Form Factor
The Desktop Board D865PERC is designed to fit into an ATX-form-factor chassis. Figure 27 illustrates the mechanical form factor for the Desktop Board D865PERC. Dimensions are given in inches [millimeters]. The outer dimensions are 11.60 inches by 9.60 inches [294.64 millimeters by 243.84 millimeters]. Location of the I/O connectors and mounting holes are in compliance with the ATX specification (see Section 1.5).
1.800 [45.72] 6.500 [165.10] 6.100 [154.94]
5.200 [132.08]
0.00
2.85 [72.39] 3.100 [78.74] 5.150 [130.81] 2.600 [66.04] 6.450 [163.83]
0.00
4.900 [124.46]
6.200 [157.48]
OM15948
Figure 27. Desktop Board D865PERC Dimensions
74
Technical Reference
2.10.2
D865PESO Form Factor
The Desktop Board D865PESO is designed to fit into either a microATX or an ATX-form-factor chassis. Figure 28 illustrates the mechanical form factor for the Desktop Board D865PESO. Dimensions are given in inches [millimeters]. The outer dimensions are 9.60 inches by 9.60 inches [243.84 millimeters by 243.84 millimeters]. Location of the I/O connectors and mounting holes are in compliance with the ATX specification (see Section 1.5).
NOTE
When installing the Desktop Board in a microATX chassis, make sure that peripheral devices are installed at least 1.5 inches above the main power connector, the diskette drive connector, and the IDE connector, and the DIMM sockets.
1.800 [45.72] 6.500 [165.10] 6.100 [154.94]
5.200 [132.08]
0.00
2.85 [72.39] 3.100 [78.74] 3.150 [80.01] 2.600 [66.04] 6.450 [163.83]
0.00
6.200 [157.48]
OM15960
Figure 28. Desktop Board D865PESO Dimensions
75
2.10.3
I/O Shield
The back panel I/O shield for the Desktop Boards D865PERC and D865PESO must meet specific dimension and material requirements. Systems based on these Desktop Boards need the back panel I/O shield to pass certification testing. Figure 29 shows the I/O shield. Dimensions are given in inches to a tolerance of 0.02 inches. The figure also indicates the position of each cutout. Additional design considerations for I/O shields relative to chassis requirements are described in the ATX specification. See Section 1.5 for information about the ATX specification.
NOTE
The I/O shield drawings in this document are for reference only. An I/O shield compliant with the ATX chassis specification 2.03 is available from Intel.
6.390 Ref [162.300]
0.0630.005 [1.6000.120]
0.7870.010 TYP [200.254] 0.039 Dia. [1.000] 0.884 [22.450] 0.276 [7.012] 0.00 0.465 [11.811] 0.567 [14.400]
2.079 [52.804] 5.010 [127.250] 5.732 [145.584] 1.195 [30.360] 0.447 [11.345] 1.807 [45.892] 0.00
3x Dia 0.330 [8.380] 8X R0.5 MIN 0.519 [13.190] 0.027 [0.690] 1.89 Ref 0.465 [11.811] 0.567 [14.400] 0.621 [15.770]
Pictorial View
OM12352
Figure 29. I/O Shield Dimensions
76
Technical Reference
2.11 Electrical Considerations

2.11.1 DC Loading
DC Loading Characteristics
DC Current at: Mode Minimum loading Maximum loading DC Power 190.00 W 286.00 W +3.3 V 5.00 A 11.00 A +5 V 11.00 A 15.00 A +12 V 9.00 A 13.00 A -12 V 0.03 A 0.10 A +5 VSB 0.60 A 1.38 A
Table 37 lists the DC loading characteristics of the board.

Table 37.
2.11.2

Add-in Board Considerations
The boards are designed to provide 2 A (average) of +5 V current for each add-in board. The total +5 V current draw for add-in boards for the boards is as follows: A fully loaded Desktop Board D865PERC (all six expansion slots and the AGP slot filled) must not exceed 14 A. A fully loaded Desktop Board D865PESO (all three expansion slots and the AGP slot filled) must not exceed 8 A.
2.11.3
Fan Connector Current Capability
CAUTION
The processor fan must be connected to the processor fan connector, not to a chassis fan connector. Connecting the processor fan to a chassis fan connector may result in onboard component damage that will halt fan operation. Table 38 lists the current capability of the fan connectors.
Table 38. Fan Connector Current Capability
Maximum Available Current 1600 mA 800 mA 800 mA
Fan Connector Processor fan Front chassis fan Rear chassis fan
77
2.11.4
Power Supply Considerations
CAUTION
The +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options. System integrators should refer to the power usage values listed in Table 37 when selecting a power supply for use with the board. Additional power required will depend on configurations chosen by the integrator. The power supply must comply with the following recommendations found in the indicated sections of the ATX form factor specification. The potential relation between 3.3 VDC and +5 VDC power rails (Section 4.2) The current capability of the +5 VSB line (Section 4.2.1.2) All timing parameters (Section 4.2.1.3) All voltage tolerances (Section 4.2.2)
For information about The ATX form factor specification Refer to Section 1.5, page 18
2.12 Thermal Considerations

CAUTION
The use of an Intel Pentium 4 processor operating above 2.80 GHz with this Intel desktop board requires the following: A chassis with appropriate airflow to ensure proper cooling of the components on the board A processor fan heatsink that meets the thermal performance targets for Pentium 4 processors operating above 2.80 GHz
Failure to ensure appropriate airflow may result in reduced performance of both the processor and/or voltage regulator or, in some instances, damage to the desktop board. For a list of chassis that have been tested with Intel desktop boards please refer to the following website: http://developer.intel.com/design/motherbd/cooling.htm All responsibility for determining the adequacy of any thermal or system design remains solely with the reader. Intel makes no warranties or representations that merely following the instructions presented in this document will result in a system with adequate thermal performance.
78
Technical Reference
CAUTION
Ensure that the ambient temperature does not exceed the Desktop Boards maximum operating temperature. Failure to do so could cause components to exceed their maximum case temperature and malfunction. For information about the maximum operating temperature, see the environmental specifications in Section 0.
CAUTION
Ensure that proper airflow is maintained in the processor voltage regulator circuit. Failure to do so may result in damage to the voltage regulator circuit. The processor voltage regulator area o (item A in Figure 30) can reach a temperature of up to 85 C in an open chassis. Figure 30 shows the locations of the localized high temperature zones.
D
OM15949
Item A B C D
Description Processor voltage regulator area Processor Intel 82865PE MCH Intel 82801EB ICH5
Figure 30. Localized High Temperature Zones
79
Table 39 provides maximum case temperatures for the Desktop Board D865PERC/D865PESO components that are sensitive to thermal changes. The operating temperature, current load, or operating frequency could affect case temperatures. Maximum case temperatures are important when considering proper airflow to cool the Desktop Board D865PERC/D865PESO.
Table 39. Thermal Considerations for Components
Maximum Case Temperature For processor case temperature, see processor datasheets and processor specification updates 99 C (under bias) 115 C (under bias)
o o
Component Intel Pentium 4 processor Intel 82865PE MCH Intel 82801EB ICH5
For information about Intel Pentium 4 processor datasheets and specification updates
2.13 Reliability
The Mean Time Between Failures (MTBF) prediction is calculated using component and subassembly random failure rates. The calculation is based on the Bellcore Reliability Prediction Procedure, TR-NWT-000332, Issue 4, September 1991. The MTBF prediction is used to estimate repair rates and spare parts requirements. The MTBF data is calculated from predicted data at 55 C. Table 40 lists the MTBF calculations.
Table 40.
Board Desktop Board D865PERC with 10/100 Mbits/sec LAN subsystem Desktop Board D865PERC with Gigabit (10/100/1000 Mbits/sec) LAN subsystem Desktop Board D865PESO with 10/100 Mbits/sec LAN subsystem Desktop Board D865PESO with Gigabit (10/100/1000 Mbits/sec) LAN subsystem
MTBF Calculations
MTBF 98,383 hours 97,895 hours 101,425 hours 100,823 hours
80
Technical Reference
2.14 Environmental
Table 41 lists the environmental specifications for the Desktop Boards D865PERC and D865PESO.
Table 41.
Parameter Temperature Non-Operating Operating Shock Unpackaged Packaged 50 g trapezoidal waveform Velocity change of 170 inches/second Half sine 2 millisecond Product Weight (pounds) <20 21-40 41-80 81-100 Vibration Unpackaged Packaged 5 Hz to 20 Hz: 0.01 g Hz sloping up to 0.02 g Hz 20 Hz to 500 Hz: 0.02 g Hz (flat) 10 Hz to 40 Hz: 0.015 g Hz (flat) 40 Hz to 500 Hz: 0.015 g Hz sloping down to 0.00015 g Hz Free Fall (inches) 36 30 24 18 Velocity Change (inches/sec) 167 152 136 118 -40 C to +70 C 0 C to +55 C
Desktop Board D865PERC/D865PESO Environmental Specifications

Specification
81
2.15 Regulatory Compliance

This section describes the Desktop Boards compliance with U.S. and international safety and electromagnetic compatibility (EMC) regulations.
2.15.1
Safety Regulations
Table 42 lists the safety regulations the Desktop Boards D865PERC and D865PESO comply with when correctly installed in a compatible host system.
Table 42.
Regulation UL 60950 3rd ed.,2000/CSA C22.2 No. 60950-00 EN 60950:2000 IEC 60950, 3 Edition, 1999
rd
Safety Regulations
Title Bi-National Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (USA and Canada) The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (European Union) The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (International)
2.15.2
EMC Regulations
Table 43 lists the EMC regulations the Desktop Boards D865PERC and D865PESO comply with when correctly installed in a compatible host system.
Table 43.
Regulation FCC (Class B) ICES-003 (Class B) EN55022: 1998 (Class B)
EMC Regulations
Title Title 47 of the Code of Federal Regulations, Parts 2 and 15, Subpart B, Radio Frequency Devices. (USA) Interference-Causing Equipment Standard, Digital Apparatus. (Canada) Limits and methods of measurement of Radio Interference Characteristics of Information Technology Equipment. (European Union) Information Technology Equipment Immunity Characteristics Limits and methods of measurement. (European Union) Australian Communications Authority, Standard for Electromagnetic Compatibility. (Australia and New Zealand) Limits and methods of measurement of Radio Disturbance Characteristics of Information Technology Equipment. (International) Information Technology Equipment Immunity Characteristics Limits and Methods of Measurements. (International)
EN55024: 1998 AS/NZS 3548 (Class B) CISPR 22, 3 Edition (Class B) CISPR 24: 1997
rd
82
Technical Reference
2.15.2.1
FCC Compliance Statement (USA)
Product Type: D865PERC Desktop Board and D865PESO Desktop Board This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation. This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures: Reorient or relocate the receiving antenna. Increase the separation between the equipment and the receiver. Connect the equipment to a different electrical branch circuit from that to which the receiver is connected. Consult the dealer or an experienced radio/TV technician for help.
Any changes or modifications to the equipment not expressly approved by Intel Corporation could void the users authority to operate the equipment.
2.15.2.2
Canadian Compliance Statement
This Class B digital apparatus complies with Canadian ICES-003. Cet appereil numrique de la classe B est conforme la norme NMB-003 du Canada.
2.15.3
European Union Declaration of Conformity Statement
We, Intel Corporation, declare under our sole responsibility that the product: Intel Desktop Boards D865PERC and D865PESO are in conformity with all applicable essential requirements necessary for CE marking, following the provisions of the European Council Directive 89/336/EEC (EMC Directive) and Council Directive 73/23/EEC (Safety/Low Voltage Directive). The product is properly CE marked demonstrating this conformity and is for distribution within all member states of the EU with no restrictions.
This product follows the provisions of the European Directives 89/336/EEC and 73/23/EEC.
83
2.15.4
Product Ecology Statements
The following information is provided to address worldwide product ecology concerns and regulations.
2.15.4.1
Disposal Considerations
This product contains the following materials that may be regulated upon disposal: lead solder on the printed wiring board assembly.
2.15.4.2
Recycling Considerations
Intel encourages its customers to recycle its products and their components (e.g., batteries, circuit boards, plastic enclosures, etc.) whenever possible. In the U.S., a list of recyclers in your area can be found at: http://www.eiae.org/ In the absence of a viable recycling option, products and their components must be disposed of in accordance with all applicable local environmental regulations.
2.15.5
Product Certification Markings (Board Level)

Product Certification Markings
Marking
Table 44 lists the boards product certification markings.

Table 44.
Description UL joint US/Canada Recognized Component mark. Includes adjacent UL file number for Intel Desktop Boards: E210882 (component side). FCC Declaration of Conformity logo mark for Class B equipment; includes Intel name and D865PERC or D865PESO model designation (component side). CE mark. Declares compliance to European Union (EU) EMC directive (89/336/EEC) and Low Voltage directive (73/23/EEC) (component side). The CE mark should also be on the shipping container. Australian Communications Authority (ACA) C-Tick mark. Includes adjacent Intel supplier code number, N-232. The C-tick mark should also be on the shipping container. Printed wiring board manufacturers recognition mark: consists of a unique UL recognized manufacturers logo, along with a flammability rating (solder side).
94V-0
84
3 Overview of BIOS Features

3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 Introduction.................................................................................................................85 BIOS Flash Memory Organization ..............................................................................85 Resource Configuration ..............................................................................................86 System Management BIOS (SMBIOS) .......................................................................87 Legacy USB Support ..................................................................................................87 BIOS Updates ............................................................................................................88 Recovering BIOS Data ...............................................................................................89 Boot Options...............................................................................................................90 Fast Booting Systems with Intel Rapid BIOS Boot ....................................................91 BIOS Security Features..............................................................................................92
3.1 Introduction
The Desktop Boards D865PERC and D865PESO use an Intel/AMI BIOS that is stored in the Firmware Hub (FWH) and can be updated using a disk-based program. The FWH contains the BIOS Setup program, POST, the PCI auto-configuration utility, and Plug and Play support. The BIOS displays a message during POST identifying the type of BIOS and a revision code. The initial production BIOSs are identified as RC86510A.86A. When the BIOS Setup configuration jumper is set to configure mode and the computer is poweredup, the BIOS compares the CPU version and the microcode version in the BIOS and reports if the two match.
For information about The Desktop Boards compliance level with Plug and Play Refer to Section 1.5, page 18
3.2 BIOS Flash Memory Organization

The Firmware Hub (FWH) includes a 4 Mbit (512 KB) symmetrical flash memory device.
85
3.3 Resource Configuration

3.3.1 PCI Autoconfiguration
The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in cards. Autoconfiguration lets a user insert or remove PCI cards without having to configure the system. When a user turns on the system after adding a PCI card, the BIOS automatically configures interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are considered to be available for use by the add-in card.
For information about The versions of PCI and Plug and Play supported by the BIOS Refer to Section 1.5, page 18
3.3.2
PCI IDE Support
If you select Auto in the BIOS Setup program, the BIOS automatically sets up the two PCI IDE connectors with independent I/O channel support. The IDE interface supports hard drives up to ATA-66/100 and recognizes any ATAPI compliant devices, including CD-ROM drives, tape drives, and Ultra DMA drives (see Section 1.5 for the supported version of ATAPI). The BIOS determines the capabilities of each drive and configures them to optimize capacity and performance. To take advantage of the high capacities typically available today, hard drives are automatically configured for Logical Block Addressing (LBA) and to PIO Mode 3 or 4, depending on the capability of the drive. You can override the auto-configuration options by specifying manual configuration in the BIOS Setup program. To use ATA-66/100 features the following items are required: An ATA-66/100 peripheral device An ATA-66/100 compatible cable ATA-66/100 operating system device drivers
NOTE
Do not connect an ATA device as a slave on the same IDE cable as an ATAPI master device. For example, do not connect an ATA hard drive as a slave to an ATAPI CD-ROM drive.
86
Overview of BIOS Features
3.4 System Management BIOS (SMBIOS)

SMBIOS is a Desktop Management Interface (DMI) compliant method for managing computers in a managed network. The main component of SMBIOS is the Management Information Format (MIF) database, which contains information about the computing system and its components. Using SMBIOS, a system administrator can obtain the system types, capabilities, operational status, and installation dates for system components. The MIF database defines the data and provides the method for accessing this information. The BIOS enables applications such as third-party management software to use SMBIOS. The BIOS stores and reports the following SMBIOS information: BIOS data, such as the BIOS revision level Fixed-system data, such as peripherals, serial numbers, and asset tags Resource data, such as memory size, cache size, and processor speed Dynamic data, such as event detection and error logging
Non-Plug and Play operating systems, such as Windows NT*, require an additional interface for obtaining the SMBIOS information. The BIOS supports an SMBIOS table interface for such operating systems. Using this support, an SMBIOS service-level application running on a non-Plug and Play operating system can obtain the SMBIOS information.
For information about The Desktop Boards compliance level with SMBIOS Refer to Section 1.5, page 18
3.5 Legacy USB Support

Legacy USB support enables USB devices such as keyboards, mice, and hubs to be used even when the operating systems USB drivers are not yet available. Legacy USB support is used to access the BIOS Setup program, and to install an operating system that supports USB. By default, Legacy USB support is set to Enabled. Legacy USB support operates as follows: 1. When you apply power to the computer, legacy support is disabled. 2. POST begins. 3. Legacy USB support is enabled by the BIOS allowing you to use a USB keyboard to enter and configure the BIOS Setup program and the maintenance menu. 4. POST completes. 5. The operating system loads. While the operating system is loading, USB keyboards and mice are recognized and may be used to configure the operating system. (Keyboards and mice are not recognized during this period if Legacy USB support was set to Disabled in the BIOS Setup program.) 6. After the operating system loads the USB drivers, all legacy and non-legacy USB devices are recognized by the operating system, and Legacy USB support from the BIOS is no longer used.
87
To install an operating system that supports USB, verify that Legacy USB support in the BIOS Setup program is set to Enabled and follow the operating systems installation instructions.
NOTE
Legacy USB support is for keyboards, mice, and hubs only. Other USB devices are not supported in legacy mode.
3.6 BIOS Updates

The BIOS can be updated using either of the following utilities, which are available on the Intel World Wide Web site: Intel Express BIOS Update utility, which enables automated updating while in the Windows environment. Using this utility, the BIOS can be updated from a file on a hard disk, a 1.44 MB diskette, or a CD-ROM, or from the file location on the Web. Intel Flash Memory Update Utility, which requires creation of a boot diskette and manual rebooting of the system. Using this utility, the BIOS can be updated from a file on a 1.44 MB diskette (from a legacy diskette drive or an LS-120 diskette drive) or a CD-ROM. Verifying that the updated BIOS matches the target system to prevent accidentally installing an incompatible BIOS. Updating both the BIOS boot block and the main BIOS. This process is fault tolerant to prevent boot block corruption. Updating the BIOS boot block separately. Changing the language section of the BIOS. Updating replaceable BIOS modules, such as the video BIOS module. Inserting a custom splash screen.
Both utilities support the following BIOS maintenance functions:
NOTE
Review the instructions distributed with the upgrade utility before attempting a BIOS update.
For information about The Intel World Wide Web site Refer to Section 1.3, page 17
3.6.1
Language Support
The BIOS Setup program and help messages are supported in five languages: US English, German, Italian, French, and Spanish. The default language is US English, which is present unless another language is selected in the BIOS Setup program.
88
3.6.2
Custom Splash Screen
During POST, an Intel splash screen is displayed by default. This splash screen can be augmented with a custom splash screen. A utility is available from Intel to assist with creating a custom splash screen. The custom splash screen can be programmed into the flash memory using the BIOS upgrade utility. Information about this capability is available on the Intel Support World Wide Web site.
NOTE
If you add a custom splash screen, it will share space with the Intel branded logo.
For information about The Intel World Wide Web site Refer to Section 1.3, page 17
3.7 Recovering BIOS Data

Some types of failure can destroy the BIOS. For example, the data can be lost if a power outage occurs while the BIOS is being updated in flash memory. The BIOS can be recovered from a diskette using the BIOS recovery mode. When recovering the BIOS, be aware of the following: Because of the small amount of code available in the non-erasable boot block area, there is no video support. You can only monitor this procedure by listening to the speaker or looking at the diskette drive LED. The recovery process may take several minutes; larger BIOS flash memory devices require more time. Two beeps and the end of activity in the diskette drive indicate successful BIOS recovery. A series of continuous beeps indicates a failed BIOS recovery.
To create a BIOS recovery diskette, a bootable diskette must be created and the BIOS update files copied to it. BIOS upgrades and the Intel Flash Memory Update Utility are available from Intel Customer Support through the Intel World Wide Web site.
NOTE
Even if the computer is configured to boot from an LS-120 diskette (in the Setup programs Removable Devices submenu), the BIOS recovery diskette must be a standard 1.44 MB diskette not a 120 MB diskette.
For information about The BIOS recovery mode jumper settings The Boot menu in the BIOS Setup program Contacting Intel customer support Refer to Section 2.9.2, page 73 Section 4.7, page 116 Section 1.3, page 17
89
3.8 Boot Options

In the BIOS Setup program, the user can choose to boot from a diskette drive, hard drives, CD-ROM, or the network. The default setting is for the diskette drive to be the first boot device, the hard drive second, and the ATAPI CD-ROM third. The fourth device is disabled.
3.8.1
CD-ROM Boot
Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM format specification. Under the Boot menu in the BIOS Setup program, ATAPI CD-ROM is listed as a boot device. Boot devices are defined in priority order. Accordingly, if there is not a bootable CD in the CD-ROM drive, the system will attempt to boot from the next defined drive.
For information about The El Torito specification Refer to Section 1.5, page 18
3.8.2
Network Boot
The network can be selected as a boot device. This selection allows booting from the onboard LAN or a network add-in card with a remote boot ROM installed. Pressing the <F12> key during POST automatically forces booting from the LAN. To use this key during POST, the User Access Level in the BIOS Setup programs Security menu must be set to Full.
For information about The BIOS Setup programs Security menu Refer to Table 64, page 114
3.8.3

Booting Without Attached Devices
For use in embedded applications, the BIOS has been designed so that after passing the POST, the operating system loader is invoked even if the following devices are not present: Video adapter Keyboard Mouse
3.8.4
Changing the Default Boot Device During POST
Pressing the <F10> key during POST causes a boot device menu to be displayed. This menu displays the list of available boot devices (as set in the BIOS setup programs Boot Device Priority Submenu). Table 45 lists the boot device menu options.
Table 45.
<> or <> <Enter> <Esc>
Boot Device Menu Options

Description Selects a default boot device Exits the menu, saves changes, and boots from the selected device Exits the menu without saving changes
Boot Device Menu Function Keys
90
3.9 Fast Booting Systems with Intel Rapid BIOS Boot

These factors affect system boot speed: Selecting and configuring peripherals properly Using an optimized BIOS, such as the Intel Rapid BIOS
3.9.1

Peripheral Selection and Configuration

Choose a hard drive with parameters such as power-up to data ready less than eight seconds, that minimize hard drive startup delays. Select a CD-ROM drive with a fast initialization rate. This rate can influence POST execution time. Eliminate unnecessary add-in adapter features, such as logo displays, screen repaints, or mode changes in POST. These features may add time to the boot process. Try different monitors. Some monitors initialize and communicate with the BIOS more quickly, which enables the system to boot more quickly.
The following techniques help improve system boot speed:
3.9.2
Intel Rapid BIOS Boot
Use of the following BIOS Setup program settings reduces the POST execution time. In the Boot Menu: Set the hard disk drive as the first boot device. As a result, the POST does not first seek a diskette drive, which saves about one second from the POST execution time. Disable Quiet Boot, which eliminates display of the logo splash screen. This could save several seconds of painting complex graphic images and changing video modes. Enable Intel Rapid BIOS Boot. This feature bypasses memory count and the search for a diskette drive.
In the Peripheral Configuration submenu, disable the LAN device if it will not be used. This can reduce up to four seconds of option ROM boot time.
NOTE
It is possible to optimize the boot process to the point where the system boots so quickly that the Intel logo screen (or a custom logo splash screen) will not be seen. Monitors and hard disk drives with minimum initialization times can also contribute to a boot time that might be so fast that necessary logo screens and POST messages cannot be seen. This boot time may be so fast that some drives might be not be initialized at all. If this condition should occur, it is possible to introduce a programmable delay ranging from three to 30 seconds (using the Hard Disk Pre-Delay feature of the Advanced Menu in the Drive Configuration Submenu of the BIOS Setup program).
For information about Drive Configuration Submenu in the BIOS Setup program Refer to Section 4.4.4, page 102
91
3.10 BIOS Security Features

The BIOS includes security features that restrict access to the BIOS Setup program and who can boot the computer. A supervisor password and a user password can be set for the BIOS Setup program and for booting the computer, with the following restrictions: The supervisor password gives unrestricted access to view and change all the Setup options in the BIOS Setup program. This is the supervisor mode. The user password gives restricted access to view and change Setup options in the BIOS Setup program. This is the user mode. If only the supervisor password is set, pressing the <Enter> key at the password prompt of the BIOS Setup program allows the user restricted access to Setup. If both the supervisor and user passwords are set, users can enter either the supervisor password or the user password to access Setup. Users have access to Setup respective to which password is entered. Setting the user password restricts who can boot the computer. The password prompt will be displayed before the computer is booted. If only the supervisor password is set, the computer boots without asking for a password. If both passwords are set, the user can enter either password to boot the computer.
Table 46 shows the effects of setting the supervisor password and user password. This table is for reference only and is not displayed on the screen.
Table 46. Supervisor and User Password Functions
User Mode Setup Options Password to Enter Setup None Supervisor Password During Boot None None
Supervisor Password Set Mode Neither Supervisor only User only Supervisor and user set
Note:
Can change all options (Note) Can change all options N/A Can change all options
Can change all None options (Note) Can change a limited number of options Supervisor Password
Can change all Enter Password options Clear User Password Can change a limited number of options Supervisor Password Enter Password
User Supervisor or user
User Supervisor or user
If no password is set, any user can change all Setup options.
For information about Setting user and supervisor passwords
NOTES
For enhanced security, use different passwords for the supervisor and user passwords. Valid password characters are A-Z, a-z, and 0-9.
92
4 BIOS Setup Program

4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 Introduction.................................................................................................................93 Maintenance Menu .....................................................................................................94 Main Menu..................................................................................................................95 Advanced Menu..........................................................................................................96 Security Menu ..........................................................................................................114 Power Menu .............................................................................................................115 Boot Menu ................................................................................................................116 Exit Menu .................................................................................................................119
4.1 Introduction
The BIOS Setup program can be used to view and change the BIOS settings for the computer. The BIOS Setup program is accessed by pressing the <F2> key after the Power-On Self-Test (POST) memory test begins and before the operating system boot begins. The menu bar is shown below.
Maintenance Main Advanced Security Power Boot Exit
Table 47 lists the BIOS Setup program menu features.

Table 47. BIOS Setup Program Menu Bar
Main Displays processor and memory configuration Advanced Configures advanced features available through the chipset Security Sets passwords and security features Power Boot Exit Saves or discards changes to Setup program options Selects boot Configures options power management features and power supply controls
Maintenance Clears passwords and displays processor information
NOTE
In this chapter, all examples of the BIOS Setup program menu bar include the maintenance menu; however, the maintenance menu is displayed only when the Desktop Board is in configure mode. Section 2.9.2 on page 73 tells how to put the Desktop Board in configure mode.
93
Table 48 lists the function keys available for menu screens.

Table 48. BIOS Setup Program Function Keys
Description Selects a different menu screen (Moves the cursor left or right) Selects an item (Moves the cursor up or down) Selects a field (Not implemented) Executes command or selects the submenu Load the default configuration values for the current menu Save the current values and exits the BIOS Setup program Exits the menu
BIOS Setup Program Function Key <> or <> <> or <> <Tab> <Enter> <F9> <F10> <Esc>
4.2 Maintenance Menu

To access this menu, select Maintenance on the menu bar at the top of the screen.
The menu shown in Table 49 is for clearing Setup passwords and displaying processor information. Setup only displays this menu in configure mode. See Section 2.9.2 on page 73 for configure mode setting information.
Table 49.
Feature Clear All Passwords CPU Stepping Signature CPU Microcode Update Revision
Maintenance Menu
Options Ok (default) Cancel No options No options Displays CPUs Stepping Signature. Displays CPUs Microcode Update Revision. Description Clears the user and supervisor passwords.
94
BIOS Setup Program
4.3 Main Menu

To access this menu, select Main on the menu bar at the top of the screen.
Table 50 describes the Main menu. This menu reports processor and memory information and is for configuring the system date and system time.
Table 50.
Feature BIOS Version Processor Type Hyper-Threading Technology Processor Speed System Bus Speed System Memory Speed Cache RAM Total Memory Memory Mode
Main Menu
Options No options No options Disabled Enabled (default) No options No options No options No options No options No options Description Displays the version of the BIOS. Displays processor type. Disables/enables Hyper-Threading Technology. This option is present only when a processor that supports Hyper-Threading Technology is installed. Displays processor speed. Displays the system bus speed. Displays the system memory speed. Displays the size of second-level cache. Displays the total amount of RAM. Displays the memory mode (Dual Channel or Single Channel). Displays the amount and type of RAM in the DIMM sockets.
Memory Channel A Slot 0 No options Memory Channel A Slot 1 Memory Channel B Slot 0 Memory Channel B Slot 1 Language System Time System Date English (default) Francais Hour, minute, and second Day of week Month/day/year
Selects the current default language used by the BIOS. Specifies the current time. Specifies the current date.
95
4.4 Advanced Menu

To access this menu, select Advanced on the menu bar at the top of the screen.
PCI Configuration Boot Configuration Peripheral Configuration Drive Configuration Floppy Configuration Event Log Configuration Video Configuration USB Configuration Chipset Configuration Fan Control Configuration Hardware Monitoring
Table 51 describes the Advanced Menu. This menu is used for setting advanced features that are available through the chipset.
Table 51.
Feature PCI Configuration Boot Configuration Peripheral Configuration Drive Configuration Floppy Configuration Event Log Configuration Video Configuration USB Configuration Chipset Configuration
Advanced Menu
Options Select to display submenu Select to display submenu Select to display submenu Select to display submenu Select to display submenu Select to display submenu Select to display submenu Select to display submenu Select to display submenu Description Configures individual PCI slots IRQ priority. Configures Plug and Play and the Numlock key, and resets configuration data. Configures peripheral ports and devices. Specifies type of connected IDE devices. Configures the diskette drive. Configures Event Logging. Configures video features. Configures USB support. Configures advanced chipset features. Configures fan operation. Monitors system temperatures, voltages, and fan speeds.
Fan Control Configuration Select to display submenu Hardware Monitoring Select to display submenu
96
BIOS Setup Program
4.4.1
PCI Configuration Submenu

To access this submenu, select Advanced on the menu bar and then PCI Configuration.
The submenu shown in Table 52 is used to configure the IRQ priority of PCI slots individually.
Table 52.
Feature PCI Slot1 IRQ Priority
(Note 1)
PCI Configuration Submenu

Options Auto (default) 3 5 9 10 11 Description Allows selection of IRQ priority for PCI bus connector 1.
PCI Slot2 IRQ Priority

(Note 1)
Auto (default) 3 5 9 10 11
Allows selection of IRQ priority for PCI bus connector 2.

(Note 1)
continued
97
Table 52.
Feature
PCI Configuration Submenu (continued)

Options Auto (default) 3 5 9 10 11 Description Allows selection of IRQ priority for PCI bus connector 4.

(Note 1, Note 2)

(Note 1, Note 2)

(Note 1, Note 2)
Notes 1. 2. Additional interrupts may be available if certain onboard devices (such as the serial and parallel ports) are disabled. This feature appears only on the Desktop Board D865PERC.
98
BIOS Setup Program
4.4.2
Boot Configuration Submenu

To access this submenu, select Advanced on the menu bar and then Boot Configuration.
The submenu represented by Table 53 is for setting Plug and Play options and the power-on state of the Numlock key.
Table 53.
Feature Plug & Play O/S
Boot Configuration Submenu

Options No (default) Yes Description Specifies if manual configuration is desired. No lets the BIOS configure all devices. This setting is appropriate when using a Plug and Play operating system. Yes lets the operating system configure Plug and Play devices not required to boot the system. This option is available for use during lab testing. Specifies the power-on state of the Numlock feature on the numeric keypad of the keyboard.
Numlock
Off On (default)
99
4.4.3
Peripheral Configuration Submenu

To access this submenu, select Advanced on the menu bar and then Peripheral Configuration.
The submenu represented in Table 54 is used for configuring computer peripherals.

Table 54.
Feature Serial Port A
Peripheral Configuration Submenu

Options Disabled Enabled Description Configures serial port A.
Auto assigns the first free COM port, normally COM1, the Auto (default) address 3F8h, and the interrupt IRQ4. An * (asterisk) displayed next to an address indicates a conflict with another device. Base I/O address (This feature is present only when Serial Port A is set to Enabled) Interrupt (This feature is present only when Serial Port A is set to Enabled) 3F8 (default) 2F8 3E8 2E8 IRQ 3 IRQ 4 (default) Specifies the interrupt for serial port A, if serial port A is set to Enabled. Specifies the base I/O address for serial port A, if serial port A is set to Enabled.
continued
100
BIOS Setup Program
Table 54.
Feature Parallel port
Peripheral Configuration Submenu (continued)

Options Disabled Enabled Description Configures the parallel port. Auto assigns LPT1 the address 378h and the interrupt IRQ7.
Auto (default) An * (asterisk) displayed next to an address indicates a conflict with another device. Mode Output Only Bi-directional (default) EPP ECP Selects the mode for the parallel port. Not available if the parallel port is disabled. Output Only operates in AT*-compatible mode. Bi-directional operates in PS/2-compatible mode. EPP is Extended Parallel Port mode, a high-speed bi-directional mode. ECP is Enhanced Capabilities Port mode, a high-speed bi-directional mode. Base I/O address (This feature is present only when Parallel Port is set to Enabled) Interrupt (This feature is present only when Parallel Port is set to Enabled) DMA (This feature is present only when Parallel Port Mode is set to ECP) Audio 378 (default) 278 Specifies the base I/O address for the parallel port.
IRQ 5 IRQ 7 (default) 1 3 (default)
Specifies the interrupt for the parallel port.
Specifies the DMA channel.
Enabled (default) Disabled Enabled (default) Disabled
Enables or disables the onboard audio subsystem.
Onboard LAN
Enables or disables the onboard LAN device.
101
4.4.4
Drive Configuration Submenu

To access this submenu, select Advanced on the menu bar and then Drive Configuration.
The menu represented in Table 55 is used to configure IDE device options.

Table 55.
Feature ATA/IDE Configuration
Drive Configuration Submenu

Options Disabled Legacy Enhanced (default) Description Disabled = All IDE resources disabled Legacy = Up to two IDE channels enabled for operating systems that require legacy IDE operation. Enhanced = All Serial ATA (SATA) and Parallel ATA (PATA) resources enabled.
Legacy IDE Channels
PATA Pri Only PATA Sec Only PATA Pri and Sec SATA P0/P1 only SATA P0/P1, PATA Sec SATA P0/P1, PATA Pri
Configures PATA and SATA resources for operating systems that require legacy IDE operation. PATA = Parallel ATA SATA = Serial ATA Pri = Primary Sec = Secondary P0 = Serial ATA connector 0 P1 = Serial ATA connector 1 This feature is present only when the ATA/IDE configuration option is set to Legacy. Enables/disables the use of DMA for hard drive BIOS INT13 reads and writes. continued
PCI IDE Bus Master
Disabled Enabled (default)
102
BIOS Setup Program
Table 55.
Feature
Drive Configuration Submenu (continued)

Options Disabled (default) 1 Second 2 Seconds 3 Seconds 4 Seconds 5 Seconds 6 Seconds 9 Seconds 12 Seconds 15 Seconds 21 Seconds 30 Seconds Description Specifies the hard disk drive pre-delay.
Hard Disk Pre-Delay
SATA Port-0 SATA Port-1 PATA Primary Master PATA Primary Slave PATA Secondary Master PATA Secondary Slave
Select to display sub-menu Select to display sub-menu Select to display sub-menu Select to display sub-menu Select to display sub-menu Select to display sub-menu
Reports type of device attached to Serial ATA connector 0. Reports type of device attached to Serial ATA connector 1. Reports type of connected device on Parallel ATA (PATA) IDE primary master interface. Reports type of connected device on Parallel ATA (PATA) IDE primary slave interface. Reports type of connected device on Parallel ATA (PATA) IDE secondary master interface. Reports type of connected device on Parallel ATA (PATA) IDE secondary slave interface.
103
4.4.4.1
SATA/PATA Submenus
To access these submenus, select Advanced on the menu bar, then Drive Configuration, and then the master or slave to be configured.
PCI Configuration Boot Configuration Peripheral Configuration Drive Configuration SATA Port-0 SATA Port-1 PATA Primary Master PATA Primary Slave PATA Secondary Master PATA Secondary Slave Floppy Configuration Event Log Configuration Video Configuration USB Configuration Chipset Configuration Fan Control Configuration Hardware Monitoring
There are six SATA/PATA submenus: SATA Port-0, SATA Port-1, PATA primary master, PATA primary slave, PATA secondary master, and PATA secondary slave. Table 56 on page 105 shows the format of the SATA/PATA IDE submenus. For brevity, only one example is shown.
104
BIOS Setup Program
Table 56.
Feature
SATA/PATA Submenus
Options No options Auto (default) User Description Displays the type of drive installed. Specifies the IDE configuration mode for IDE devices. User allows capabilities to be changed. Auto fills-in capabilities from ATA/ATAPI device. Displays the drive capacity. Displays whether automatic translation mode is enabled for the hard disk. (This item is read-only unless Type is set to User.) Displays whether automatic multiple sector data transfers are enabled. (This item is read-only unless Type is set to User.) Sets the PIO mode. (This item is read-only unless Type is set to User.)
Drive Installed Type
Maximum Capacity LBA/Large Mode
No options Disabled Auto (default)
Block Mode
Disabled Auto (default)
PIO Mode
DMA Mode
Auto (default) SWDMA0 SWDMA1 SWDMA2 MWDMA0 MWDMA1 MWDMA2 UDMA0 UDMA1 UDMA2
Specifies the DMA mode for the drive. Auto = Auto-detected SWDMAn = Single Word DMAn SWDMAn = Multi Word DMAn UDMAn = Ultra DMAn (This item is read-only unless Type is set to User.)
S.M.A.R.T.
Auto (default) Disabled Enabled
Enables/disables S.M.A.R.T. (Self-Monitoring, Analysis, and Reporting Technology). (This item is read-only unless Type is set to User.) Displays the type of cable connected to the IDE interface: 40-conductor or 80-conductor (for ATA-100 peripherals).
Cable Detected
No options
Note:
If an LS-120 drive is attached to the system, a row entitled ARMD Emulation Type will be displayed in the above table. The BIOS will always recognize the drive as an ATAPI floppy drive. The ARMD Emulation Type should always be set to Floppy.
105
4.4.5
Floppy Configuration Submenu

To access this menu, select Advanced on the menu bar and then Floppy Configuration.
The submenu represented by Table 57 is used for configuring the diskette drive.
Table 57.
Feature Diskette Controller Floppy A
Floppy Configuration Submenu

Options Disabled Enabled (default) Disabled 360 KB 1.2 MB 720 KB 1.44 MB 2.88 MB 5 5 3 3 (default) 3 Disables or enables write protection for the diskette drive. Description Disables or enables the integrated diskette controller. Specifies the capacity and physical size of diskette drive A.
Diskette Write Protect
Disabled (default) Enabled
106
BIOS Setup Program
4.4.6
Event Log Configuration Submenu

To access this menu, select Advanced on the menu bar and then Event Log Configuration.
The submenu represented by Table 58 is used to configure the event logging features.
Table 58.
Feature Event Log View Event Log Clear Event Log Event Logging Mark Events As Read
Event Log Configuration Submenu

Options No options [Enter] Ok (default) Cancel Disabled Enabled (default) Ok (default) Cancel Marks all events as read. Enables/disables logging of DMI events. Description Indicates if there is space available in the event log. Displays the event log. Clears the event log after rebooting.
107
4.4.7
Video Configuration Submenu

To access this menu, select Advanced on the menu bar and then Video Configuration.
The submenu represented in Table 59 is for configuring the video features.

Table 59.
Feature AGP Aperture Size
Video Configuration Submenu

Options 4 MB 8 MB 16 MB 32 MB 64 MB (default) 128 MB 256 MB Description Sets the aperture size for the video controller.
Primary Video Adapter
AGP (default) PCI
Selects primary video adapter to be used during boot.
108
BIOS Setup Program
4.4.8
USB Configuration Submenu

To access this menu, select Advanced on the menu bar and then USB Configuration.
The submenu represented in Table 60 is for configuring the USB features.

Table 60.
Feature High-Speed USB Legacy USB Support
USB Configuration Submenu

Options Enabled (default) Disabled Disabled Enabled (default) Description Set to Disabled when a USB 2.0 driver is not available. Enables/disables legacy USB support. Configures the USB 2.0 Legacy support to Hi-Speed (480 Mbps) or Full-Speed (12 Mbps).
USB 2.0 Legacy Support Full-Speed (default) Hi-Speed
109
4.4.9
Chipset Configuration Submenu

To access this menu, select Advanced on the menu bar and then Chipset Configuration.
The submenu represented in Table 61 is for configuring chipset options.

Table 61.
Feature ISA Enable Bit
Chipset Configuration Submenu

Options Disabled Enabled (default) Description When set to Enable, a PCI-to-PCI bridge will only recognize I/O addresses that do not alias to an ISA range (within the bridges assigned I/O range). Allows you to control the time (in PCI bus clock cycles) that an agent on the PC bus can hold the bus when another agent has requested the bus.
PCI Latency Timer
32 (default) 64 96 128 160 192 224 248
Extended Configuration SDRAM Frequency

(Note 1)
Default (default) User Defined Auto (default) 266 MHz 333 MHz (Note 2) 400 MHz (Note 3)
Allows the setting of extended configuration options. Allows override of the detected memory frequency. NOTE: If SDRAM Frequency is changed, you must reboot for the change to take effect. After changing this setting and rebooting, the System Memory Speed parameter in the Main menu will reflect the new value. continued
110
BIOS Setup Program
Table 61.
Feature
Chipset Configuration Submenu (continued)

Options Auto (default) Enabled Disabled Description Controls the CPC/1n rule mode. Enabled allows the DRAM controller to attempt chip select assertions in two consecutive common clocks. Auto = Timings will be programmed according to the memory detected. Manual Aggressive = Selects most aggressive user-defined timings. Manual User Defined = Allows manual override of detected SDRAM settings.
CPC Override
SDRAM Timing Control

(Note 1)
Auto (default) Manual Aggressive Manual User Defined
SDRAM RAS Active to Precharge (Note 4)
8 7 6 (default) 5
Corresponds to tRAS.
SDRAM CAS# Latency

(Note 4)
2.0 2.5 (default) 3.0 4 3 (default) 2 4 3 (default) 2
Selects the number of clock cycles required to address a column in memory.
SDRAM RAS# to CAS# Delay (Note 4)
Selects the number of clock cycles between addressing a row and addressing a column.
SDRAM RAS# Precharge (Note 4)
Selects the length of time required before accessing a new row.
Notes: 1. 2. 3. 4. This feature is displayed only if Extended Configuration is set to User Defined. This option is displayed only if the installed processor has a 533 MHz system bus. This option is displayed only if the installed processor has an 800 MHz system bus. This feature is displayed only if SDRAM Timing Control is set to Manual User Defined.
111
4.4.10
Fan Control Configuration Submenu

Main Advanced Security Power Boot Exit
To access this menu, select Advanced on the menu bar and then Fan Control Configuration.
Maintenance
The submenu represented in Table 62 is for configuring fan control options.

Table 62.
Feature Fan Control Lowest Fan Speed
Fan Control Configuration Submenu

Options Disabled Enabled (default) Slow (default) Off Defines the lower limit of chassis fan speed operation. When set to Slow, at low system temperatures the fans will continue to run at slow speed. When set to Off, at low system temperatures the fans will turn off. Description Enables or disables fan control.
Note: These options will not take effect until power has been completely removed from the system. After saving the BIOS settings and turning off the system, unplug the power cord from the system and wait at least 30 seconds before reapplying power and turning the system back on.
112
BIOS Setup Program
4.4.11
Hardware Monitoring
Main Advanced Security Power Boot Exit
To access this screen, select Advanced on the menu bar and then Hardware Monitoring.
Maintenance
Table 63 represents an example of the hardware monitoring display.

Table 63.
Feature Processor Zone Temperature System Zone 1 Temperature System Zone 2 Temperature Processor Fan Speed Rear Fan Speed Front Fan Speed +1.5 V in Vccp +3.3 V in +5 V in +12 V in
Hardware Monitoring Display

Description Displays temperature in Celsius and Fahrenheit Displays temperature in Celsius and Fahrenheit Displays temperature in Celsius and Fahrenheit Displays fan speed in RPM Displays fan speed in RPM Displays fan speed in RPM Displays voltage level of +1.5 V in supply Displays voltage level of Vccp supply Displays voltage level of +3.3 V in supply Displays voltage level of +5 V in supply Displays voltage level of +12 V in supply
113
4.5 Security Menu

To access this menu, select Security from the menu bar at the top of the screen.
The menu represented by Table 64 is for setting passwords and security features.
Table 64.
Feature Supervisor Password User Password Set Supervisor Password
Security Menu
Options No options No options Password can be up to seven alphanumeric characters.
(Note 1)
If no password entered previously: Description Reports if there is a supervisor password set. Reports if there is a user password set. Specifies the supervisor password.
User Access Level

(Note 2)
No Access View Only Limited Full (default)
Sets the user access rights to the BIOS Setup Utility. No Access prevents user access to the BIOS Setup Utility. View Only allows the user to view but not change the BIOS Setup Utility fields. Limited allows the user to changes some fields. Full allows the user to changes all fields except the supervisor password.
Set User Password
Password can be up to seven alphanumeric characters.

(Note 1)
Specifies the user password.
Clear User Password

(Note 3)
Ok (default) Cancel Disabled (default) Log Log, notify once Log, notify until cleared
Clears the user password. Disabled = Disables Chassis Intrusion Log = Logs the intrusion in the event log Log, notify once = Halts system during POST. User must press <F4> to continue. Intrusion flag is cleared and the event log is updated. Log, notify til cleared = Halts system during POST. User must enter BIOS setup Security Menu and select Clear Chassis Intrusion Status to clear the Chassis intrusion flag.
Chassis Intrusion
Notes: 1. 2. 3. Valid password characters are A-Z, a-z, and 0-9. This feature is displayed only if a supervisor password has been set. This feature is displayed only if a user password has been set.
114
BIOS Setup Program
4.6 Power Menu

To access this menu, select Power from the menu bar at the top of the screen.
Maintenance Main Advanced Security Power ACPI Boot Exit
The menu represented in Table 65 is for setting the power management features.
Table 65.
Feature ACPI After Power Failure
Power Menu
Options Select to display submenu Stay Off Last State (default) Power On Description Sets the ACPI power management options. Specifies the mode of operation if an AC power loss occurs. Stay Off keeps the power off until the power button is pressed. Last State restores the previous power state before power loss occurred. Power On restores power to the computer.
Wake on PCI PME
Stay Off (default) Power On
Specifies how the computer responds to a PCI power management event.
4.6.1
ACPI Submenu
Maintenance Main Advanced Security Power ACPI Boot Exit
To access this menu, select Power from the menu bar at the top of the screen and then ACPI.
The submenu represented in Table 66 is for setting the ACPI power options.
Table 66.
Feature ACPI Suspend State
ACPI Submenu
Options S1 State S3 State Description S1 is the safest mode but consumes more power. S3 consumes less power, but some drivers may not support this state. In ACPI soft-off mode only, determines how the system responds to a LAN wake-up event.
Wake on LAN* from S5
Stay Off (default) Power On
115
4.7 Boot Menu

To access this menu, select Boot from the menu bar at the top of the screen.
Boot Device Priority Hard Disk Drives Removable Devices ATAPI CD-ROM Drives
The menu represented in Table 67 is used to set the boot features and the boot sequence.
Table 67.
Feature Silent Boot
Boot Menu
Options Disabled Enabled (default) Description Disabled displays normal POST messages. Enabled displays OEM graphic instead of POST messages. Enables the computer to boot without running certain POST tests. Disables/enables PXE boot to LAN. Note: When set to Enabled, you must reboot for the Intel Boot Agent device to be available in the Boot Device menu. Disables/enables booting to USB boot devices. Specifies the boot sequence from the available types of boot devices. Specifies the boot sequence from the available hard disk drives. Specifies the boot sequence from the available removable devices. Specifies the boot sequence from the available ATAPI CD-ROM drives.
Intel(R) Rapid BIOS Boot PXE Boot to LAN
Disabled Enabled (default) Disabled (default) Enabled
USB Boot Boot Device Priority Hard Disk Drives Removable Devices ATAPI CD-ROM Drives
Disabled Enabled (default) Select to display submenu Select to display submenu Select to display submenu Select to display submenu
116
BIOS Setup Program
4.7.1
Boot Device Priority Submenu

To access this menu, select Boot on the menu bar and then Boot Devices Priority.
The submenu represented in Table 68 is for setting boot devices priority.

Table 68.
Feature 1 Boot Device 2 Boot Device 3 Boot Device 4 Boot Device
th rd nd st
Boot Device Priority Submenu

Options Removable Dev. Hard Drive ATAPI CD-ROM Intel Boot Agent
(Note)
Description Specifies the boot sequence according to the device type. The computer will attempt to boot from up to five devices as specified here. Only one of the devices can be an IDE hard disk drive. To specify boot sequence: 1. 2. Select the boot device with <> or <>. Press <Enter> to set the selection as the intended boot device.
Disabled
The default settings for the first through fourth boot devices are, respectively: Removable Dev. Hard Drive ATAPI CD-ROM Intel Boot Agent
Note: The boot device identifier for Intel Boot Agent (IBA) may vary depending on the BIOS release.
117
4.7.2
Hard Disk Drives Submenu

To access this menu, select Boot on the menu bar and then Hard Disk Drives.
The submenu represented in Table 69 is for setting hard disk drive priority.
Table 69.
Feature 1 Hard Disk Drive
(Note)
st
Hard Disk Drives Submenu

Options Dependent on installed hard drives Description Specifies the boot sequence from the available hard disk drives. To specify boot sequence: 1. 2. Select the boot device with <> or <>. Press <Enter> to set the selection as the intended boot device.
Note:
This boot device submenu appears only if at least one boot device of this type is installed. This list will display up to twelve hard disk drives, the maximum number of hard disk drives supported by the BIOS.
4.7.3
Removable Devices Submenu

To access this menu, select Boot on the menu bar, then Removable Devices.
The submenu represented in Table 70 is for setting removable device priority.

Table 70.
Feature 1 Removable Device
(Note)
st
Removable Devices Submenu

Options Dependent on installed removable devices Description Specifies the boot sequence from the available removable devices. To specify boot sequence: 1. 2. Select the boot device with <> or <>. Press <Enter> to set the selection as the intended boot device.
Note:
This boot device submenu appears only if at least one boot device of this type is installed. This list will display up to four removable devices, the maximum number of removable devices supported by the BIOS.
118
BIOS Setup Program
4.7.4
ATAPI CD-ROM Drives Submenu

To access this menu, select Boot on the menu bar and then ATAPI CD-ROM Drives.
The submenu represented in Table 71 is for setting ATAPI CD-ROM drive priority.
Table 71.
Feature 1 ATAPI CDROM
(Note)
st
ATAPI CD-ROM Drives Submenu

Options Dependent on installed ATAPI CD-ROM drives Description Specifies the boot sequence from the available ATAPI CD-ROM drives. To specify boot sequence: 1. 2. Select the boot device with <> or <>. Press <Enter> to set the selection as the intended boot device.
Note:
This boot device submenu appears only if at least one boot device of this type is installed. This list will display up to four ATAPI CD-ROM drives, the maximum number of ATAPI CD-ROM drives supported by the BIOS.
4.8 Exit Menu

To access this menu, select Exit from the menu bar at the top of the screen.
The menu represented in Table 72 is for exiting the BIOS Setup program, saving changes, and loading and saving defaults.
Table 72.
Feature Exit Saving Changes Exit Discarding Changes Load Optimal Defaults Load Custom Defaults Save Custom Defaults
Exit Menu
Description Exits and saves the changes in CMOS SRAM. Exits without saving any changes made in the BIOS Setup program. Loads the optimal default values for all the Setup options. Loads the custom defaults for Setup options. Saves the current values as custom defaults. Normally, the BIOS reads the Setup values from flash memory. If this memory is corrupted, the BIOS reads the custom defaults. If no custom defaults are set, the BIOS reads the factory defaults. Discards changes without exiting Setup. The option values present when the computer was turned on are used.
Discard Changes
119
120
5 Error Messages and Beep Codes

5.1 5.2 5.3 5.4 5.5 BIOS Error Messages...............................................................................................121 Port 80h POST Codes..............................................................................................123 Bus Initialization Checkpoints ...................................................................................127 Speaker ...................................................................................................................128 BIOS Beep Codes ....................................................................................................128
5.1 BIOS Error Messages

Table 73 lists the error messages and provides a brief description of each.
Table 73.
GA20 Error Pri Master HDD Error Pri Slave HDD Error Sec Master HDD Error Sec Slave HDD Error Pri Master Drive - ATAPI Incompatible Pri Slave Drive - ATAPI Incompatible Sec Master Drive - ATAPI Incompatible Sec Slave Drive - ATAPI Incompatible A: Drive Error Cache Memory Bad CMOS Battery Low CMOS Display Type Wrong CMOS Checksum Bad CMOS Settings Wrong CMOS Date/Time Not Set DMA Error FDC Failure HDC Failure
BIOS Error Messages

Explanation An error occurred with Gate A20 when switching to protected mode during the memory test. Could not read sector from corresponding drive.
Error Message
Corresponding drive in not an ATAPI device. Run Setup to make sure device is selected correctly.
No response from diskette drive. An error occurred when testing L2 cache. Cache memory may be bad. The battery may be losing power. Replace the battery soon. The display type is different than what has been stored in CMOS. Check Setup to make sure type is correct. The CMOS checksum is incorrect. CMOS memory may have been corrupted. Run Setup to reset values. CMOS values are not the same as the last boot. These values have either been corrupted or the battery has failed. The time and/or date values stored in CMOS are invalid. Run Setup to set correct values. Error during read/write test of DMA controller. Error occurred trying to access diskette drive controller. Error occurred trying to access hard disk controller. continued
121
Table 73.
BIOS Error Messages (continued)

Explanation NVRAM is being checked to see if it is valid. NVRAM was invalid and has been updated. NVRAM was invalid but was unable to be updated. Error in the keyboard connection. Make sure keyboard is connected properly. Keyboard interface test failed. Memory size has decreased since the last boot. If no memory was removed then memory may be bad. Memory size has increased since the last boot. If no memory was added there may be a problem with the system. Memory size has changed since the last boot. If no memory was added or removed then memory may be bad. System did not find a device to boot. A parity error occurred on an off-board card. This error is followed by an address. A parity error occurred in onboard memory. This error is followed by an address. A parity error occurred in onboard memory at an unknown address.
Error Message Checking NVRAM..... Update OK! Updated Failed Keyboard Error KB/Interface Error Memory Size Decreased Memory Size Increased Memory Size Changed No Boot Device Available Off Board Parity Error On Board Parity Error Parity Error
NVRAM/CMOS/PASSWORD cleared by NVRAM, CMOS, and passwords have been cleared. The system Jumper should be powered down and the jumper removed. <CTRL_N> Pressed CMOS is ignored and NVRAM is cleared. User must enter Setup.
122
Error Messages and Beep Codes
5.2 Port 80h POST Codes

During the POST, the BIOS generates diagnostic progress codes (POST-codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred. Displaying the POST-codes requires a PCI bus add-in card, often called a POST card. The POST card can decode the port and display the contents on a medium such as a seven-segment display.
NOTE
The POST card must be installed in PCI bus connector 1. The tables below offer descriptions of the POST codes generated by the BIOS. Table 74 defines the uncompressed INIT code checkpoints, Table 75 describes the boot block recovery code checkpoints, and Table 76 lists the runtime code uncompressed in F000 shadow RAM. Some codes are repeated in the tables because that code applies to more than one operation.
Table 74.
Code D0 D1 D3 D4 D5 D6
Uncompressed INIT Code Checkpoints

Description of POST Operation NMI is Disabled. Onboard KBC, RTC enabled (if present). Init code Checksum verification starting. Keyboard controller BAT test, CPU ID saved, and going to 4 GB flat mode. Do necessary chipset initialization, start memory refresh, and do memory sizing. Verify base memory. Init code to be copied to segment 0 and control to be transferred to segment 0. Control is in segment 0. To check recovery mode and verify main BIOS checksum. If either it is recovery mode or main BIOS checksum is bad, go to check point E0 for recovery else go to check point D7 for giving control to main BIOS. Find Main BIOS module in ROM image. Uncompress the main BIOS module. Copy main BIOS image to F000 shadow RAM and give control to main BIOS in F000 shadow RAM.
D7 D8 D9
Table 75.
Code E0
Boot Block Recovery Code Checkpoints

Description of POST Operation Onboard Floppy Controller (if any) is initialized. Compressed recovery code is uncompressed in F000:0000 in Shadow RAM and give control to recovery code in F000 Shadow RAM. Initialize interrupt vector tables, initialize system timer, initialize DMA controller and interrupt controller. Initialize extra (Intel Recovery) Module. Initialize floppy drive. Try to boot from floppy. If reading of boot sector is successful, give control to boot sector code. Booting from floppy failed, look for ATAPI (LS-120, Zip) devices. Try to boot from ATAPI. If reading of boot sector is successful, give control to boot sector code. Booting from floppy and ATAPI device failed. Give two beeps. Retry the booting procedure again (go to check point E9).
E8 E9 EA EB EC EF
123
Table 76.
Code 03 05 06 07 08 0B 0C 0E 0F 10 11 12 13 14 19 1A 23 24 25 27 28 2A 2B 2C 2D 2E 2F 30 31 32 34 37 38 39 3A
Runtime Code Uncompressed in F000 Shadow RAM

Description of POST Operation NMI is Disabled. To check soft reset/power-on. BIOS stack set. Going to disable cache if any. POST code to be uncompressed. CPU init and CPU data area init to be done. CMOS checksum calculation to be done next. Any initialization before keyboard BAT to be done next. KB controller I/B free. To issue the BAT command to keyboard controller. Any initialization after KB controller BAT to be done next. Keyboard command byte to be written. Going to issue Pin-23,24 blocking/unblocking command. Going to check pressing of <INS>, <END> key during power-on. To init CMOS if "Init CMOS in every boot" is set or <END> key is pressed. Going to disable DMA and Interrupt controllers. Video display is disabled and port-B is initialized. Chipset init about to begin. 8254 timer test about to start. About to start memory refresh test. Memory Refresh line is toggling. Going to check 15 s ON/OFF time. To read 8042 input port and disable Megakey GreenPC feature. Make BIOS code segment writeable. To do any setup before Int vector init. Interrupt vector initialization to begin. To clear password if necessary. Any initialization before setting video mode to be done. Going for monochrome mode and color mode setting. Different buses init (system, static, output devices) to start if present. (See Section 5.3 for details of different buses.) To give control for any setup required before optional video ROM check. To look for optional video ROM and give control. To give control to do any processing after video ROM returns control. If EGA/VGA not found then do display memory R/W test. EGA/VGA not found. Display memory R/W test about to begin. Display memory R/W test passed. About to look for the retrace checking. Display memory R/W test or retrace checking failed. To do alternate Display memory R/W test. Alternate Display memory R/W test passed. To look for the alternate display retrace checking. Video display checking over. Display mode to be set next. Display mode set. Going to display the power-on message. Different buses init (input, IPL, general devices) to start if present. (See Section 5.3 for details of different buses.) Display different buses initialization error messages. (See Section 5.3 for details of different buses.) New cursor position read and saved. To display the Hit <DEL> message. continued
124
Table 76.
Code 40 42 43 44 45 46 47 48 49 4B 4C 4D 4E 4F 50 51 52 53 54 57 58 59 60 62 65 66 7F 80 81 82 83
Runtime Code Uncompressed in F000 Shadow RAM (continued)

Description of POST Operation To prepare the descriptor tables. To enter in virtual mode for memory test. To enable interrupts for diagnostics mode. To initialize data to check memory wrap around at 0:0. Data initialized. Going to check for memory wrap around at 0:0 and finding the total system memory size. Memory wrap around test done. Memory size calculation over. About to go for writing patterns to test memory. Pattern to be tested written in extended memory. Going to write patterns in base 640k memory. Patterns written in base memory. Going to find out amount of memory below 1M memory. Amount of memory below 1M found and verified. Going to find out amount of memory above 1M memory. Amount of memory above 1M found and verified. Check for soft reset and going to clear memory below 1M for soft reset. (If power on, go to check point # 4Eh). Memory below 1M cleared. (SOFT RESET) Going to clear memory above 1M. Memory above 1M cleared. (SOFT RESET) Going to save the memory size. (Go to check point # 52h). Memory test started. (NOT SOFT RESET) About to display the first 64k memory size. Memory size display started. This will be updated during memory test. Going for sequential and random memory test. Memory testing/initialization below 1M complete. Going to adjust displayed memory size for relocation/shadow. Memory size display adjusted due to relocation/ shadow. Memory test above 1M to follow. Memory testing/initialization above 1M complete. Going to save memory size information. Memory size information is saved. CPU registers are saved. Going to enter in real mode. Shutdown successful, CPU in real mode. Going to disable gate A20 line and disable parity/NMI. A20 address line, parity/NMI disable successful. Going to adjust memory size depending on relocation/shadow. Memory size adjusted for relocation/shadow. Going to clear Hit <DEL> message. Hit <DEL> message cleared. <WAIT...> message displayed. About to start DMA and interrupt controller test. DMA page register test passed. To do DMA#1 base register test. DMA#1 base register test passed. To do DMA#2 base register test. DMA#2 base register test passed. To program DMA unit 1 and 2. DMA unit 1 and 2 programming over. To initialize 8259 interrupt controller. Extended NMI sources enabling is in progress. Keyboard test started. Clearing output buffer, checking for stuck key, to issue keyboard reset command. Keyboard reset error/stuck key found. To issue keyboard controller interface test command. Keyboard controller interface test over. To write command byte and init circular buffer. Command byte written, global data init done. To check for lock-key. continued
125
Table 76.
Code 84 85 86 87 88 89 8B 8C 8D 8F 91 95 96 97 98 99 9A 9B 9C 9D 9E A2 A3 A4 A5 A7 A8 A9 AA AB AC AD

Description of POST Operation Lock-key checking over. To check for memory size mismatch with CMOS. Memory size check done. To display soft error and check for password or bypass setup. Password checked. About to do programming before setup. Programming before setup complete. To uncompress SETUP code and execute CMOS setup. Returned from CMOS setup program and screen is cleared. About to do programming after setup. Programming after setup complete. Going to display power-on screen message. First screen message displayed. <WAIT...> message displayed. PS/2 Mouse check and extended BIOS data area allocation to be done. Setup options programming after CMOS setup about to start. Going for hard disk controller reset. Hard disk controller reset done. Floppy setup to be done next. Floppy setup complete. Hard disk setup to be done next. Init of different buses optional ROMs from C800 to start. (See Section 5.3 for details of different buses.) Going to do any init before C800 optional ROM control. Any init before C800 optional ROM control is over. Optional ROM check and control will be done next. Optional ROM control is done. About to give control to do any required processing after optional ROM returns control and enable external cache. Any initialization required after optional ROM test over. Going to setup timer data area and printer base address. Return after setting timer and printer base address. Going to set the RS-232 base address. Returned after RS-232 base address. Going to do any initialization before Coprocessor test. Required initialization before Coprocessor is over. Going to initialize the Coprocessor next. Coprocessor initialized. Going to do any initialization after Coprocessor test. Initialization after Coprocessor test is complete. Going to check extended keyboard, keyboard ID and num-lock. Going to display any soft errors. Soft error display complete. Going to set keyboard typematic rate. Keyboard typematic rate set. To program memory wait states. Going to enable parity/NMI. NMI and parity enabled. Going to do any initialization required before giving control to optional ROM at E000. Initialization before E000 ROM control over. E000 ROM to get control next. Returned from E000 ROM control. Going to do any initialization required after E000 optional ROM control. Initialization after E000 optional ROM control is over. Going to display the system configuration. Put INT13 module runtime image to shadow. Generate MP for multiprocessor support (if present). Put CGA INT10 module (if present) in Shadow. continued
126
Table 76.
Code AE B1 00

Description of POST Operation Uncompress SMBIOS module and init SMBIOS code and form the runtime SMBIOS image in shadow. Going to copy any code to specific area. Copying of code to specific area done. Going to give control to INT-19 boot loader.
5.3 Bus Initialization Checkpoints

The system BIOS gives control to the different buses at several checkpoints to do various tasks. Table 77 describes the bus initialization checkpoints.
Table 77.
Checkpoint 2A 38 39 95
Bus Initialization Checkpoints

Description Different buses init (system, static, and output devices) to start if present. Different buses init (input, IPL, and general devices) to start if present. Display different buses initialization error messages. Init of different buses optional ROMs from C800 to start.
While control is inside the different bus routines, additional checkpoints are output to port 80h as WORD to identify the routines under execution. In these WORD checkpoints, the low byte of the checkpoint is the system BIOS checkpoint from which the control is passed to the different bus routines. The high byte of the checkpoint is the indication of which routine is being executed in the different buses. Table 78 describes the upper nibble of the high byte and indicates the function that is being executed.
Table 78.
Value 0 1 2 3 4 5 6 7
Upper Nibble High Byte Functions

Description func#0, disable all devices on the bus concerned. func#1, static devices init on the bus concerned. func#2, output device init on the bus concerned. func#3, input device init on the bus concerned. func#4, IPL device init on the bus concerned. func#5, general device init on the bus concerned. func#6, error reporting for the bus concerned. func#7, add-on ROM init for all buses.
127
Table 79 describes the lower nibble of the high byte and indicates the bus on which the routines are being executed.
Table 79.
Value 0 1 2 3 4 5
Lower Nibble High Byte Functions

Description Generic DIM (Device Initialization Manager) On-board System devices ISA devices EISA devices ISA PnP devices PCI devices
5.4 Speaker
A 47 inductive speaker is mounted on the Desktop Board D865PERC and the Desktop Board D865PESO. The speaker provides audible error code (beep code) information during POST.
For information about The location of the onboard speaker on the Desktop Board D865PERC The location of the onboard speaker on the Desktop Board D865PESO Refer to Figure 1, on page 14 Figure 2, on page 15
5.5 BIOS Beep Codes

Whenever a recoverable error occurs during POST, the BIOS displays an error message describing the problem (see Table 80). The BIOS also issues a beep code (one long tone followed by two short tones) during POST if the video configuration fails (a faulty video card or no card installed) or if an external ROM module does not properly checksum to zero. An external ROM module (for example, a video BIOS) can also issue audible errors, usually consisting of one long tone followed by a series of short tones. For more information on the beep codes issued, check the documentation for that external device. There are several POST routines that issue a POST terminal error and shut down the system if they fail. Before shutting down the system, the terminal-error handler issues a beep code signifying the test point error, writes the error to I/O port 80h, attempts to initialize the video and writes the error in the upper left corner of the screen (using both monochrome and color adapters).
128
If POST completes normally, the BIOS issues one short beep before passing control to the operating system.
Table 80.
Beep 1 2 3 4 5 6 7 8 9 10 11
Beep Codes
Description Refresh failure Parity cannot be reset First 64 KB memory failure Timer not operational Not used 8042 GateA20 cannot be toggled Exception interrupt error Display memory R/W error Not used CMOS Shutdown register test error Invalid BIOS (e.g. POST module not found, etc.)
129
130

Intel Desktop Board D865PERC/D865PESO: Technical Product Specification

Uploaded by

Copyright:

Available Formats

Intel Desktop Board D865PERC/D865PESO: Technical Product Specification

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Intel Desktop Board D865PERC/D865PESO: Technical Product Specification

Uploaded by

Copyright:

Available Formats

Intel Desktop Board D865PERC/D865PESO

Technical Product Specification

April 2003 Order Number: C32639-001

What This Document Contains

Notes, Cautions, and Warnings

Intel Desktop Board D865PERC/D865PESO Technical Product Specification

Other Common Notation

GB GB/sec KB Kbit kbits/sec MB MB/sec Mbit Mbit/sec xxh x.x V *

1.3 1.4 1.5 1.6 1.7 1.8

Intel Desktop Board D865PERC/D865PESO Technical Product Specification

2.3 2.4 2.5 2.6 2.7 2.8

2.12 2.13 2.14 2.15

3 Overview of BIOS Features

3.4 3.5 3.6

4 BIOS Setup Program

4.5 4.6 4.7

4.8 5.1 5.2 5.3 5.4 5.5

5 Error Messages and Beep Codes

Intel Desktop Board D865PERC/D865PESO Technical Product Specification

Intel Desktop Board D865PERC/D865PESO Technical Product Specification

1.1 Board Differences

Summary of Board Differences

Intel Desktop Board D865PERC/D865PESO Technical Product Specification

Feature Summary (continued)

Instantly Available PC Technology

Hardware Monitor Subsystem

Refer to Section 1.5, page 18

SCSI Hard Drive Activity LED Connector

Refer to Section 1.3, page 17

Intel Desktop Board D865PERC/D865PESO Technical Product Specification

Figure 1. Desktop Board D865PERC Components

Figure 2. Desktop Board D865PESO Components

Intel Desktop Board D865PERC/D865PESO Technical Product Specification

Figure 3 is a block diagram of the major functional areas of the boards.

Parallel ATA IDE Connectors (2)

Gigabit LAN PLC (Optional)

Intel 82802AB 4 Mbit Firmware Hub (FWH)

Intel 865G Chipset

Channel A DIMMs (2) Channel B DIMMs (2)

Serial ATA IDE Interface

Serial ATA IDE Connectors (2)

Figure 3. Block Diagram

1.3 Online Support

1.4 Operating System Support

For information about Supported drivers

Intel Desktop Board D865PERC/D865PESO Technical Product Specification

1.5 Design Specifications

Advanced Configuration and Power Interface Specification

Accelerated Graphics Port Interface Specification AMIBIOS Desktop Core 8.0

http://www.agpforum.org/spec s_specs.htm http://www.ami.com/support/d oc/amibios8.pdf http://www.dmtf.org/standards /documents/ASF/DSP0114.p df http://www.t13.org

Alert Standard Format (ASF) Specification

Information Technology-AT Attachment with Packet Interface - 5 (ATA/ATAPI-5) ATX Specification

http://www.formfactors.org/de veloper/specs/atx/atxspecs.ht m http://www.formfactors.org/de veloper/specs/atx/atxspecs.ht m http://www.intel.com/labs/man age/wfm/wfmspecs.htm continued

Bootable CD-ROM Format Specification

Plug and Play

Plug and Play BIOS Specification

Intel Desktop Board D865PERC/D865PESO Technical Product Specification

http://www.formfactors.org/ developer/specs/tfx12v/tfx1 2v_psdg_101.pdf http://developer.intel.com/d esign/USB/UHCI11D.htm http://www.usb.org/develop ers/docs

Wired for Management Baseline