® INA

121
INA121
INA
121

FET-Input, Low Power

INSTRUMENTATION AMPLIFIER
FEATURES DESCRIPTION
● LOW BIAS CURRENT: ±4pA The INA121 is a FET-input, low power instrumenta-
● LOW QUIESCENT CURRENT: ±450µA tion amplifier offering excellent accuracy. Its versatile
three-op amp design and very small size make it ideal
● LOW INPUT OFFSET VOLTAGE: ±200µV
for a variety of general purpose applications. Low bias
● LOW INPUT OFFSET DRIFT: ±2µV/°C current (±4pA) allows use with high impedance
● LOW INPUT NOISE: sources.
20nV/√Hz at f = 1kHz (G =100) Gain can be set from 1V to 10,000V/V with a single
● HIGH CMR: 106dB external resistor. Internal input protection can with-
● WIDE SUPPLY RANGE: ±2.25V to ±18V stand up to ±40V without damage.
● LOW NONLINEARITY ERROR: 0.001% max The INA121 is laser-trimmed for very low offset
● INPUT PROTECTION TO ±40V voltage (±200µV), low offset drift (±2µV/°C), and
high common-mode rejection (106dB at G = 100). It
● 8-PIN DIP AND SO-8 SURFACE MOUNT operates on power supplies as low as ±2.25V (+4.5V),
allowing use in battery operated and single 5V sys-
APPLICATIONS tems. Quiescent current is only 450µA.
● LOW-LEVEL TRANSDUCER AMPLIFIERS Package options include 8-pin plastic DIP and SO-8
Bridge, RTD, Thermocouple surface mount. All are specified for the –40°C to
+85°C industrial temperature range.
● PHYSIOLOGICAL AMPLIFIERS
ECG, EEG, EMG, Respiratory
● HIGH IMPEDANCE TRANSDUCERS
● CAPACITIVE SENSORS
● MULTI-CHANNEL DATA ACQUISITION
● PORTABLE, BATTERY OPERATED SYSTEMS
● GENERAL PURPOSE INSTRUMENTATION V+
7

INA121
– 2 Over-Voltage
VIN
Protection
A1 50kΩ
G=1+
40kΩ 40kΩ RG
1
25kΩ

6
RG A3 VO

8
25kΩ

5
A2 Ref
+ 3 Over-Voltage
VIN 40kΩ 40kΩ
Protection

V–

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
®

©1997 Burr-Brown Corporation 1

PDS-1412A INA121
Printed in U.S.A. May, 1998

SBOS078
SPECIFICATIONS: VS = ±15V
At TA = +25°C, VS = ±15V, RL = 10kΩ, and IA reference = 0V, unless otherwise noted.

INA121P, U INA121PA, UA
PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS
INPUT
Offset Voltage, RTI ±200±200/G ±500±500/G ±300±200/G ±1000±1000/G µV
vs Temperature ±2±2/G ±5±20/G ✻ ±15±20/G µV/°C
vs Power Supply VS = ±2.25V to ±18V ±5±20/G ±50±150/G ✻ ✻ µV/V
Long-Term Stability ±0.5 ✻ µV/mo
Impedance, Differential 1012 || 1 ✻ Ω || pF
Common-Mode VO = 0V 1012 || 12 ✻ Ω || pF
Input Voltage Range See Text and Typical Curves ✻
Safe Input Voltage ±40 ✻ V
Common-Mode Rejection VCM = –12.5V to 13.5V
G=1 78 86 72 ✻ dB
G = 10 91 100 85 ✻ dB
G = 100 96 106 90 ✻ dB
G = 1000 106 ✻ dB
BIAS CURRENT VCM = 0V ±4 ±50 ✻ ✻ pA
vs Temperature See Typical Curve ✻
Offset Current ±0.5 ✻ pA
vs Temperature See Typical Curve ✻
NOISE, RTI RS = 0Ω
Voltage Noise: f = 10Hz G = 100 30 ✻ nV/√Hz
f = 100Hz G = 100 21 ✻ nV/√Hz
f = 1kHz G = 100 20 ✻ nV/√Hz
f = 0.1Hz to 10Hz G = 100 1 ✻ µVp-p
Current Noise: f = 1kHz 1 ✻ fA/√Hz
GAIN
Gain Equation 1 + (50kΩ/RG) ✻ V/V
Range of Gain 1 10,000 ✻ ✻ V/V
Gain Error VO = –14V to 13.5V
G=1 ±0.01 ±0.05 ✻ ±0.1 %
G = 10 ±0.03 ±0.4 ✻ ±0.5 %
G = 100 ±0.05 ±0.5 ✻ ±0.7 %
G = 1000 ±0.5 ✻ %
Gain vs Temperature(1) G=1 ±1 ±10 ✻ ✻ ppm/°C
G>1 ±25 ±100 ✻ ✻ ppm/°C
Nonlinearity VO = –14V to 13.5V
G=1 ±0.0002 ±0.001 ✻ ±0.002 % of FSR
G = 10 ±0.0015 ±0.005 ✻ ±0.008 % of FSR
G = 100 ±0.0015 ±0.005 ✻ ±0.008 % of FSR
G = 1000 ±0.002 ✻ % of FSR
OUTPUT
Voltage: Positive RL = 100kΩ (V+)–0.9 ✻ V
Negative RL = 100kΩ (V–)+0.15 ✻ V
Positive RL = 10kΩ (V+)–1.5 (V+)–0.9 ✻ ✻ V
Negative RL = 10kΩ (V–)+1 (V–)+0.25 ✻ ✻ V
Capacitance Load Drive 1000 ✻ pF
Short-Circuit Current ±14 ✻ mA
FREQUENCY RESPONSE
Bandwidth, –3dB G=1 600 ✻ kHz
G = 10 300 ✻ kHz
G = 100 50 ✻ kHz
G = 1000 5 ✻ kHz
Slew Rate VO = ±10V, G ≤ 10 0.7 ✻ V/µs
Settling Time, 0.01% G = 1 to 10 20 ✻ µs
G = 100 35 ✻ µs
G = 1000 260 ✻ µs
Overload Recovery 50% Input Overload 5 ✻ µs
POWER SUPPLY
Voltage Range ±2.25 ±15 ±18 ✻ ✻ ✻ V
Quiescent Current IO = 0V ±450 ±525 ✻ ✻ µA
TEMPERATURE RANGE
Specification –40 85 ✻ ✻ °C
Operating –55 125 ✻ ✻ °C
Storage –55 125 ✻ ✻ °C
Thermal Resistance, θJA
8-Lead DIP 100 ✻ °C/W
SO-8 Surface Mount 150 ✻ °C/W

✻ Specification same as INA121P, U.

NOTE: (1) Temperature coefficient of the “Internal Resistor” in the gain equation. Does not include TCR of gain-setting resistor, RG.

INA121 2
PIN CONFIGURATION ELECTROSTATIC
Top View 8-Pin DIP and SO-8
DISCHARGE SENSITIVITY
Top View This integrated circuit can be damaged by ESD. Burr-Brown
recommends that all integrated circuits be handled with
RG 1 8 RG appropriate precautions. Failure to observe proper handling
V–IN 2 7 V+ and installation procedures can cause damage.
V +
IN 3 6 VO ESD damage can range from subtle performance degradation
to complete device failure. Precision integrated circuits may
V– 4 5 Ref
be more susceptible to damage because very small parametric
changes could cause the device not to meet its published
specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage .................................................................................. ±18V
Analog Input Voltage Range ............................................................. ±40V
Output Short-Circuit (to ground) .............................................. Continuous
Operating Temperature ................................................. –55°C to +125°C
Storage Temperature ..................................................... –55°C to +125°C
Junction Temperature .................................................................... +150°C
Lead Temperature (soldering, 10s) ............................................... +300°C

NOTE: (1) Stresses above these ratings may cause permanent damage.
Exposure to absolute maximum conditions for extended periods may degrade
device reliability.

PACKAGE/ORDERING INFORMATION
PACKAGE SPECIFIED
DRAWING TEMPERATURE PACKAGE ORDERING TRANSPORT
PRODUCT PACKAGE NUMBER(1) RANGE MARKING NUMBER(2) MEDIA
Single
INA121P 8-Pin DIP 006 –40°C to +85°C INA121P INA121P Rails
INA121PA 8-Pin DIP 006 –40°C to +85°C INA121PA INA121PA Rails
INA121U SO-8 Surface-Mount 182 –40°C to +85°C INA121U INA121U Rails
" " " " " INA121U/2K5 Tape and Reel
INA121UA SO-8 Surface-Mount 182 –40°C to +85°C INA121UA INA121UA Rails
" " " " " INA121UA/2K5 Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are
available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of “INA121U/2K5” will get a single
2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.

3 INA121
TYPICAL PERFORMANCE CURVES
At TA = +25°C, VS = ±15V, unless otherwise noted.

COMMON-MODE REJECTION
GAIN vs FREQUENCY vs FREQUENCY
60 120
G = 1000V/V
50

Common-Mode Rejection (dB)

100
40 G = 1000V/V
G = 100V/V
80
30 G = 100V/V
Gain (dB)

20 60
G = 10V/V
10 40
G = 10V/V
0
G = 1V/V
20
–10 G = 1V/V

–20 0
1k 10k 100k 1M 10M 10 100 1k 10k 100k 1M
Frequency (Hz) Frequency (Hz)

POSITIVE POWER SUPPLY REJECTION NEGATIVE POWER SUPPLY REJECTION

vs FREQUENCY vs FREQUENCY
120 120
G = 100V/V
G = 1000V/V
Power Supply Rejection (dB)

Power Supply Rejection (dB)

100 100

G = 1000V/V G = 10V/V
80 80
G = 1V/V
G = 100V/V
60 60
G = 10V/V
40 40

20 20
G = 1V/V

0 0
10 100 1k 10k 100k 1M 10 100 1k 10k 100k 1M
Frequency (Hz) Frequency (Hz)

INPUT COMMON-MODE RANGE INPUT COMMON-MODE RANGE

vs OUTPUT VOLTAGE, VS = ±15V vs OUTPUT VOLTAGE, VS = ±5V, ±2.5V
15 5
4 G ≥ 10
10
Common-Mode Voltage (V)
Common-Mode Voltage (V)

3
G=1
+15V 2
5 + G ≥ 10
VD/2 VO 1
–
+ G=1
0 VD/2 0
– Ref
+
VCM –1
–15V
–5
–2
–3
–10 VS = ±5V
G=1 –4 VS = ±2.5V
G ≥ 10
–15 –5
–15 –10 –5 0 5 10 15 –5 –4 –3 –2 –1 0 1 2 3 4 5
Output Voltage (V) Output Voltage (V)

INA121 4
TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C, VS = ±15V, unless otherwise noted.

INPUT BIAS CURRENT

INPUT BIAS CURRENT vs TEMPERATURE vs COMMON-MODE INPUT VOLTAGE
10k 1m

1k 100µ
Bias Current (pA)

Input Bias Current (A)

100 10µ

10 10p

IB
1 1p

IOS
0.1 –10µ

0.01 –100µ
–75 –50 –25 0 25 50 75 100 125
Temperature (°C) –1m
–20 –15 –10 –5 0 5 10 15 20
Common-Mode Voltage (V)

INPUT OVER-VOLTAGE V/I CHARACTERISTICS SETTLING TIME vs GAIN

1 1000
0.8
G = 1V/V
0.6 Flat region represents
normal linear operation.
Input Current (mA)

0.4 G = 1000V/V
Settling Time (µs)

0.2 0.01%
0 100
–0.2 +15V 0.1%
–0.4
G = 1V/V G = 1000V/V
–0.6
VIN
–0.8 IIN
–15V
–1 10
–50 –40 –30 –20 –10 0 10 20 30 40 50 1 10 100 1000
Input Voltage (V) Gain (V/V)

QUIESCENT CURRENT AND SLEW RATE SHORT-CIRCUIT CURRENT

vs TEMPERATURE vs TEMPERATURE
500 1.4 ±15

+ISC
Short-Circuit Current (µA)

475 1.2 ±14

Quiescent Current (µA)

IQ
Slew Rate (V/µs)

450 1 ±13
–ISC

425 0.8 ±12

SR

400 0.6 ±11

375 0.4 ±10

–75 –50 –25 0 25 50 75 100 125 –75 –50 –25 0 25 50 75 100 125
Temperature (°C) Temperature (°C)

5 INA121
TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C, VS = ±15V, unless otherwise noted.

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT MAXIMUM OUTPUT VOLTAGE vs FREQUENCY

V+ 30 G = 10 to 100

Peak-to-Peak Output Voltage (Vp-p)

(V+) –0.3
+85°C
(V+) –0.6 25
Output Voltage Swing (V)

+25°C
(V+) –0.9 G=1
–40°C, –55°C 20
(V+) –1.2
+125°C G = 1000
(V+) –1.5
15
(V–) +1.5
+125°C
(V–) +1.2
10
(V–) +0.9 +85°C
+25°C
(V–) +0.6 5
–40°C, –55°C
(V–) +0.3
(V–) 0
0 ±2 ±4 ±6 ±8 ±10 100 1k 10k 100k 1M
Output Current (mA) Frequency (Hz)

INPUT OFFSET VOLTAGE DRIFT

INPUT OFFSET VOLTAGE WARM-UP PRODUCTION DISTRIBUTION
10 18
Typical production
8 16 distribution of
Offset Voltage Change (µV)

6 packaged units.
14
Percent of Units (%)

4
12
2
10
0
8
–2
6
–4
–6 4

–8 2

–10 0
0 100 200 300 400 500
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 7 7.5 8 8.5 9 9.5 10
Time (µs) Offset Voltage Drift (µV/°C)

INPUT-REFERRED NOISE VOLTAGE VOLTAGE NOISE 0.1 TO 10Hz

vs FREQUENCY INPUT-REFERRED, G ≥ 100
1000
Voltage Noise (nV/√Hz)

G=1
100

G = 10
0.5µV

G = 100
10 G = 1000
(BW Limit)

1
1 10 100 1k 10k
Frequency (Hz)
1s /div

INA121 6
TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C, VS = ±15V, unless otherwise noted.

SMALL-SIGNAL STEP RESPONSE SMALL-SIGNAL STEP RESPONSE

(G = 1, 10) (G = 100, 1000)

G=1 G = 100

50mV/div 50mV/div

G = 10 G = 1000

10µs/div 100µs/div

LARGE-SIGNAL STEP RESPONSE LARGE-SIGNAL STEP RESPONSE

(G = 1, 10) (G = 100, 1000)

G=1 G = 100

5V/div 5V/div

G = 10 G = 1000

100µs/div 100µs/div

7 INA121
APPLICATION INFORMATION The 50kΩ term in Equation 1 comes from the sum of the two
internal feedback resistors of A1 and A2. These on-chip
Figure 1 shows the basic connections required for operation metal film resistors are laser trimmed to accurate absolute
of the INA121. Applications with noisy or high impedance values. The accuracy and temperature coefficient of these
power supplies may require decoupling capacitors close to resistors are included in the gain accuracy and drift specifi-
the device pins as shown. cations of the INA121.
The output is referred to the output reference (Ref) terminal The stability and temperature drift of the external gain
which is normally grounded. This must be a low-impedance setting resistor, RG, also affects gain. RG’s contribution to
connection to assure good common-mode rejection. A resis- gain accuracy and drift can be directly inferred from the gain
tance of 8Ω in series with the Ref pin will cause a typical equation (1). Low resistor values required for high gain can
device to degrade to approximately 80dB CMR (G = 1). make wiring resistance important. Sockets add to the wiring
resistance which will contribute additional gain error (possi-
SETTING THE GAIN bly an unstable gain error) in gains of approximately 100 or
greater.
Gain of the INA121 is set by connecting a single external
resistor, RG, connected between pins 1 and 8:
DYNAMIC PERFORMANCE
50kΩ (1)
G = 1+ The typical performance curve “Gain vs Frequency” shows
RG that, despite its low quiescent current, the INA121 achieves
wide bandwidth, even at high gain. This is due to the
Commonly used gains and resistor values are shown in current-feedback topology of the INA121. Settling time also
Figure 1. remains excellent at high gain.

V+

0.1µF

– 2 Over-Voltage INA121
VIN
Protection
A1
+ –
DESIRED RG NEAREST 1% RG 40kΩ 40kΩ VO = G • (VIN – VIN )
1 50kΩ
GAIN (Ω) (Ω) 25kΩ G=1+
RG
1 NC NC
6
2 50.00k 49.9k RG A3
5 12.50k 12.4k +
10 5.556k 5.62k 8
25kΩ Load VO
20 2.632k 2.61k
–
50 1.02k 1.02k 5
100 505.1 511 A2
+ 3 Over-Voltage Ref
200 251.3 249 VIN 40kΩ 40kΩ
Protection
500 100.2 100
1000 50.05 49.9
2000 25.01 24.9 4 0.1µF
5000 10.00 10
10000 5.001 4.99

NC: No Connection. V–
Also drawn in simplified form:

–
VIN

RG INA121 VO

+ Ref
VIN

FIGURE 1. Basic Connections.

INA121 8
The INA121 provides excellent rejection of high frequency Input circuitry must provide a path for this input bias current
common-mode signals. The typical performance curve, if the INA121 is to operate properly. Figure 3 shows various
“Common-Mode Rejection vs Frequency” shows this be- provisions for an input bias current path. Without a bias
havior. If the inputs are not properly balanced, however, current return path, the inputs will float to a potential which
common-mode signals can be converted to differential sig- exceeds the common-mode range of the INA121 and the
+ –
nals. Run the VIN and VIN connections directly adjacent each input amplifiers will saturate.
other, from the source signal all the way to the input pins. If If the differential source resistance is low, the bias current
possible use a ground plane under both input traces. Avoid return path can be connected to one input (see the thermo-
running other potentially noisy lines near the inputs. couple example in Figure 3). With higher source impedance,
using two resistors provides a balanced input with possible
NOISE AND ACCURACY PERFORMANCE advantages of lower input offset voltage due to bias current
The INA121’s FET input circuitry provides low input bias and better high-frequency common-mode rejection.
current and high speed. It achieves lower noise and higher
accuracy with high impedance sources. With source imped-
ances of 2kΩ to 50kΩ the INA114, INA128, or INA129 may
provide lower offset voltage and drift. For very low source Crystal or
Ceramic INA121
impedance (≤1kΩ), the INA103 may provide improved Transducer
accuracy and lower noise. At very high source impedances
(> 1MΩ) the INA116 is recommended.
1MΩ 1MΩ

OFFSET TRIMMING
The INA121 is laser trimmed for low offset voltage and
drift. Most applications require no external offset adjust-
ment. Figure 2 shows an optional circuit for trimming the Thermocouple INA121
output offset voltage. The voltage applied to Ref terminal is
summed at the output. The op amp buffer provides low
impedance at the Ref terminal to preserve good common- 10kΩ
mode rejection. Trim circuits with higher source impedance
should be buffered with an op amp follower circuit to assure
low impedance on the Ref pin.
INA121

–
VIN V+
VO Center-tap provides
RG INA121 bias current return.
100µA
+ Ref 1/2 REF200
VIN

INA121
100Ω(1) VREF Bridge
OPA277
±10mV 10kΩ(1)
Adjustment Range
100Ω(1) Bridge resistance provides
bias current return.

NOTE: (1) For wider trim range required

100µA FIGURE 3. Providing an Input Common-Mode Current Path.
1/2 REF200
in high gains, scale resistor values larger
V–
INPUT COMMON-MODE RANGE
The linear input voltage range of the input circuitry of the
FIGURE 2. Optional Trimming of Output Offset Voltage. INA121 is from approximately 1.2V below the positive
supply voltage to 2.1V above the negative supply. A differ-
ential input voltage causes the output voltage to increase.
INPUT BIAS CURRENT RETURN PATH
The linear input range, however, will be limited by the
The input impedance of the INA121 is extremely high— output voltage swing of amplifiers A1 and A2. So the linear
approximately 1012Ω. However, a path must be provided for common-mode input range is related to the output voltage of
the input bias current of both inputs. This input bias current the complete amplifier. This behavior also depends on sup-
is typically 4pA. High input impedance means that this input ply voltage—see typical performance curve “Input Com-
bias current changes very little with varying input voltage. mon-Mode Range vs Output Voltage”.

9 INA121
A combination of common-mode and differential input performance curves. Operation at very low supply voltage
voltage can cause the output of A1 or A2 to saturate. Figure requires careful attention to assure that the input voltages
4 shows the output voltage swing of A1 and A2 expressed in remain within their linear range. Voltage swing requirements
terms of a common-mode and differential input voltages. of internal nodes limit the input common-mode range with low
For applications where input common-mode range must be power supply voltage. Typical performance curves, “Input
maximized, limit the output voltage swing by connecting the Common-Mode Range vs Output Voltage” show the range of
INA121 in a lower gain (see performance curve “Input linear operation for ±15V, ±5V, and ±2.5V supplies.
Common-Mode Voltage Range vs Output Voltage”). If
necessary, add gain after the INA121 to increase the voltage INPUT FILTERING
swing.
The INA121’s FET input allows use of an R/C input filter
Input-overload can produce an output voltage that appears without creating large offsets due to input bias current.
normal. For example, if an input overload condition drives Figure 5 shows proper implementation of this input filter to
both input amplifiers to their positive output swing limit, the preserve the INA121’s excellent high frequency common-
difference voltage measured by the output amplifier will be mode rejection. Mismatch of the common-mode input time
near zero. The output of A3 will be near 0V even though both constant (R1C1 and R2C 2), either from stray capacitance or
inputs are overloaded. mismatched values, causes a high frequency common-mode
signal to be converted to a differential signal. This degrades
LOW VOLTAGE OPERATION common-mode rejection. The differential input capacitor,
The INA121 can be operated on power supplies as low as C 3, reduces the bandwidth and mitigates the effects of
±2.25V. Performance remains excellent with power supplies mismatch in C1 and C 2. Make C 3 much larger than C1 and
ranging from ±2.25V to ±18V. Most parameters vary only C 2. If properly matched, C1 and C2 also improve ac CMR.
slightly throughout this supply voltage range—see typical

G • VD V+
VCM –
2

INA121

A1
VD 40kΩ 40kΩ 50kΩ
2 G=1+
RG
25kΩ

RG A3 VO = G • V D

25kΩ
VD
2
A2
40kΩ 40kΩ
VCM

G • VD
VCM +
2
V–

FIGURE 4. Voltage Swing of A1 and A2.

f−3 d B = 1
 C1  +10V
4 π R1  C 3 + 
2 
C1
R1
–
VIN G = 500
Bridge

INA121 VO RG VO
C3
R2 INA121
100Ω
+
VIN Ref Ref

C2 R1 = R2 FET input allows use

C1 = C2 of large resistors and
C3 ≈ 10C1 small capacitors.

FIGURE 5. Input Low-Pass Filter. FIGURE 6. Bridge Transducer Amplifier.

INA121 10
 ±6V to ±18V
Isolated Power
C1 V+ V–

±15V
RG INA121 VO
C2
Ref
–
VIN

R1 R2 1 INA121 ISO124 VO
fc =
2πR1C1
+ Ref
VIN

NOTE: To preserve good low frequency CMR,

make R1 = R2 and C1 = C2.
Isolated
Common

FIGURE 7. High-Pass Input Filter. FIGURE 8. Galvanically Isolated Instrumentation

Amplifier.

VIN
OPA277

C1
–
VO 50nF
VIN RG INA121
+
Ref R1
C1 R1
1MΩ
0.1µF 10kΩ

INA121 RG R2
1 Ref
f–3dB =
OPA277 2πR1C1 VIN
IL =
= 1.59Hz G • R2
Load
Make G ≤ 10 where G = 1 + 50k
RG

FIGURE 9. AC-Coupled Instrumentation Amplifier. FIGURE 10. Voltage Controlled Current Source.

VAC

R1 R2

C2
C1 Null RG INA121 VO
Transducer Ref

FIGURE 11. Capacitive Bridge Transducer Circuit.

11 INA121
 +5V
VREF
+
Channel 1 VIN
–
+In 12 Bits Out
MPC800 INA121 ADS7816
RG
MUX Serial
–In
+ Ref
Channel 8 VIN
–

FIGURE 12. Multiplexed-Input Data Acquisition System.

– VO
VIN 22.1kΩ
511Ω INA121
+
VIN 22.1kΩ
Ref

100Ω For G = 100

RG = 511Ω // 2(22.1kΩ)
NOTE: Driving the shield minimizes CMR degradation effective RG = 505Ω
due to unequally distributed capacitance on the input OPA130
line. The shield is driven at approximately 1V below
the common-mode input voltage.

FIGURE 13. Shield Driver Circuit.

RG = 5.6kΩ

2.8kΩ
G = 10
VO
LA RG/2 INA121
RA
Ref
2.8kΩ
390kΩ VG
VG 1/2
Low bias current 1/2 OPA2131 NOTE: Due to the INA121’s current-feedback
allows use with high RL OPA2131 10kΩ topology, VG is approximately 0.7V less than
electrode impedances. 390kΩ the common-mode input voltage. This DC offset
in this guard potential is satisfactory for many
guarding applications.

FIGURE 14. ECG Amplifier With Right-Leg Drive.

INA121 12
 PACKAGE OPTION ADDENDUM

www.ti.com 11-Jul-2013

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (3) (4/5)

INA121P ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type -40 to 85 INA121P
& no Sb/Br) A
INA121PA ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type INA121P
& no Sb/Br) A
INA121PAG4 ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type INA121P
& no Sb/Br) A
INA121PG4 ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type -40 to 85 INA121P
& no Sb/Br) A
INA121U ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR INA
& no Sb/Br) 121U
INA121U/2K5 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR INA
& no Sb/Br) 121U
INA121U/2K5G4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR INA
& no Sb/Br) 121U
INA121UA ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR INA
& no Sb/Br) 121U
A
INA121UA/2K5 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR INA
& no Sb/Br) 121U
A
INA121UA/2K5E4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-3-260C-168 HR INA
& no Sb/Br) 121U
A
INA121UAE4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR INA
& no Sb/Br) 121U
A
INA121UG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-3-260C-168 HR INA
& no Sb/Br) 121U

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

Addendum-Page 1
 PACKAGE OPTION ADDENDUM

www.ti.com 11-Jul-2013

(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)

(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2
 PACKAGE MATERIALS INFORMATION

www.ti.com 9-Sep-2013

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
INA121U/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
INA121UA/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1

Pack Materials-Page 1
 PACKAGE MATERIALS INFORMATION

www.ti.com 9-Sep-2013

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
INA121U/2K5 SOIC D 8 2500 367.0 367.0 35.0
INA121UA/2K5 SOIC D 8 2500 367.0 367.0 35.0

Pack Materials-Page 2
 IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated