74HC4053 74HCT4053: 1. General Description

74HC4053; 74HCT4053
Triple 2-channel analog multiplexer/demultiplexer

Rev. 04 — 9 May 2006 Product data sheet
1. General description
The 74HC4053; 74HCT4053 is a high-speed Si-gate CMOS device and is pin compatible
with the HEF4053B. It is specified in compliance with JEDEC standard no. 7A.
The 74HC4053; 74HCT4053 is triple 2-channel analog multiplexer/demultiplexer with a

common enable input (E). Each multiplexer/demultiplexer has two independent
inputs/outputs (nY0 and nY1), a common input/output (nZ) and three digital select
inputs (Sn).
With E LOW, one of the two switches is selected (low-impedance ON-state) by S1 to S3.
With E HIGH, all switches are in the high-impedance OFF-state, independent of S1 to S3.
VCC and GND are the supply voltage pins for the digital control inputs (S1 to S3 and E).
The VCC to GND ranges are 2.0 V to 10.0 V for 74HC4053 and 4.5 V to 5.5 V for
74HCT4053. The analog inputs/outputs (nY0 and nY1, and nZ) can swing between VCC
as a positive limit and VEE as a negative limit. VCC − VEE may not exceed 10.0 V.
For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically

ground).
2. Features
■ Low ON resistance:
◆ 80 Ω (typical) at VCC − VEE = 4.5 V
■ Logic level translation:
◆ To enable 5 V logic to communicate with ±5 V analog signals
■ Typical ‘break before make’ built in
■ Complies with JEDEC standard no. 7A
■ ESD protection:
◆ HBM EIA/JESD22-A114-C exceeds 2000 V
◆ MM EIA/JESD22-A115-A exceeds 200 V
■ Multiple package options
■ Specified from −40 °C to +85 °C and from −40 °C to +125 °C
Philips Semiconductors 74HC4053; 74HCT4053
3. Applications
■ Analog multiplexing and demultiplexing
■ Digital multiplexing and demultiplexing
■ Signal gating
4. Quick reference data

Table 1: Quick reference data
VEE = GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns.
Symbol Parameter Conditions Min Typ Max Unit
74HC4053
tPZH, turn-ON time CL = 15 pF; RL = 1 kΩ;
tPZL VCC = 5 V
E to Vos - 17 - ns
Sn to Vos - 21 - ns
tPHZ, turn-OFF time CL = 15 pF; RL = 1 kΩ;
tPLZ VCC = 5 V
E to Vos - 18 - ns
Sn to Vos - 17 - ns
Ci input capacitance - 3.5 - pF
CS switch capacitance
independent I/O (nYn) - 5 - pF
common I/O (nZ) - 8 - pF
CPD power dissipation per switch; VI = GND to [1] - 36 - pF
capacitance VCC
74HCT4053
tPZH, turn-ON time CL = 15 pF; RL = 1 kΩ;
tPZL VCC = 5 V
E to Vos - 23 - ns
Sn to Vos - 21 - ns
tPHZ, turn-OFF time CL = 15 pF; RL = 1 kΩ;
tPLZ VCC = 5 V
E to Vos - 20 - ns
Sn to Vos - 19 - ns
common I/O(nZ) - 8 - pF
CPD power dissipation per switch; VI = GND to [1] - 36 - pF
capacitance (VCC − 1.5 V)
[1] CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi + ∑{(CL + CS) × VCC2 × fo} where:
fi = input frequency in MHz;
fo = output frequency in MHz;
∑{(CL + CS) × VCC2 × fo} = sum of outputs;
74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet Rev. 04 — 9 May 2006 2 of 33

CL = output load capacitance in pF;

CS = maximum switch capacitance in pF;
VCC = supply voltage in V.
5. Ordering information
Table 2: Ordering information
Type number Package
Temperature range Name Description Version
74HC4053
74HC4053N −40 °C to +125 °C DIP16 plastic dual in-line package; 16 leads (300 mil); long SOT38-4
body
74HC4053D −40 °C to +125 °C SO16 plastic small outline package; 16 leads; body width SOT109-1
3.9 mm
74HC4053DB −40 °C to +125 °C SSOP16 plastic shrink small outline package; 16 leads; body SOT338-1
width 5.3 mm
74HC4053PW −40 °C to +125 °C TSSOP16 plastic thin shrink small outline package; 16 leads; SOT403-1
body width 4.4 mm
74HC4053BQ −40 °C to +125 °C DHVQFN16 plastic dual in-line compatible thermal enhanced very SOT763-1
thin quad flat package; no leads; 16 terminals;
body 2.5 × 3.5 × 0.85 mm
74HCT4053
74HCT4053N −40 °C to +125 °C DIP16 plastic dual in-line package; 16 leads (300 mil); long SOT38-4
body
74HCT4053D −40 °C to +125 °C SO16 plastic small outline package; 16 leads; body width SOT109-1
3.9 mm
74HCT4053DB −40 °C to +125 °C SSOP16 plastic shrink small outline package; 16 leads; body SOT338-1
width 5.3 mm
74HCT4053PW −40 °C to +125 °C TSSOP16 plastic thin shrink small outline package; 16 leads; SOT403-1
body width 4.4 mm
74HCT4053BQ −40 °C to +125 °C DHVQFN16 plastic dual in-line compatible thermal enhanced very SOT763-1
thin quad flat package; no leads; 16 terminals;
body 2.5 × 3.5 × 0.85 mm

6. Functional diagram
E VCC
6 16
13 1Y1
S1 11 LOGIC
LEVEL DECODER 12 1Y0
CONVERSION
14 1Z
1 2Y1
S2 10
2 2Y0
15 2Z
3 3Y1
S3 9
5 3Y0
4 3Z
8 7
GND VEE 001aae124
Fig 1. Functional diagram
6
EN
11 S1 1Y0 12
10 S2 1Y1 13
MUX/DMUX
9 S3 1Z 14 11 # 0 12
× 0
2Y0 2 1
14 13
0/1 1
2Y1 1
10 # 2
2Z 15
15 1
3Y0 5
3Y1 3 9 # 5
6 E 3Z 4 4 3
001aae125
001aae126
Fig 2. Logic symbol Fig 3. IEC logic symbol

VCC VEE
VCC VCC
VCC VEE
VEE Z
from
logic
001aad544
Fig 4. Schematic diagram (one switch)
7. Pinning information
7.1 Pinning
74HC4053
74HCT4053
16 VCC
2Y1
terminal 1
index area
74HC4053
1
74HCT4053 2Y0 2 15 2Z
3Y1 3 14 1Z
2Y1 1 16 VCC
3Z 4 13 1Y1
2Y0 2 15 2Z
3Y1 3 14 1Z 3Y0 5 12 1Y0
3Z 4 13 1Y1 E 6 GND(1) 11 S1
3Y0 5 12 1Y0 VEE 7 10 S2
8
E 6 11 S1
GND
S3
VEE 7 10 S2
001aae128
GND 8 9 S3
Transparent top view
001aae127
(1) The die substrate is attached to this

pad using conductive die attach
material. It can not be used as supply
pin or input.
Fig 5. Pin configuration DIP16, SO16 and Fig 6. Pin configuration DHVQFN16
(T)SSOP16

7.2 Pin description

Table 3: Pin description
Symbol Pin Description
2Y1 1 2 independent input/output 1
3Z 4 3 common input/output
E 6 enable input (active LOW)
VEE 7 negative supply voltage
GND 8 ground (0 V)
S3 9 select input 3
S2 10 select input 2
S1 11 select input 1
VCC 16 supply voltage
8. Functional description
8.1 Function table

Table 4: Function table [1]
Control Channel on
E Sn
L L nY0 to nZ
H nY1 to nZ
H X none
[1] H = HIGH voltage level;

L = LOW voltage level;
X = don’t care.
9. Limiting values
Table 5: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
VEE = GND (ground = 0 V). [1]
Symbol Parameter Conditions Min Max Unit
VCC supply voltage −0.5 +11.0 V
IIK input clamping current VI < −0.5 V or VI > VCC + 0.5 V - ±20 mA
ISK switch clamping current VS < −0.5 V or VS > VCC + 0.5 V - ±20 mA

Table 5: Limiting values …continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
VEE = GND (ground = 0 V). [1]
Symbol Parameter Conditions Min Max Unit
IS switch current −0.5 V < VS < VCC + 0.5 V - ±25 mA
IEE negative supply current - −20 mA
ICC quiescent supply current - 50 mA
IGND ground current - −50 mA
Tstg storage temperature −65 +150 °C
Ptot total power dissipation Tamb = −40 °C to + 125 °C
DIP16 package [2] - 750 mW
SO16 package [3] - 500 mW
SSOP16 package [4] - 500 mW
TSSOP16 package [4] - 500 mW
DHVQFN16 package [5] - 500 mW
PS power dissipation per - 100 mW
switch
[1] To avoid drawing VCC current out of terminals nZ, when switch current flows in terminals nYn, the voltage
drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminals nZ, no
VCC current will flow out of terminals nYn. In this case there is no limit for the voltage drop across the switch,
but the voltages at nYn and nZ may not exceed VCC or VEE.
[2] For DIP16 package: Ptot derates linearly with 12 mW/K above 70 °C.
[3] For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.
[4] For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 °C.
[5] For DHVQFN16 packages: Ptot derates linearly with 4.5 mW/K above 60 °C.
10. Recommended operating conditions

Table 6: Recommended operating conditions
74HC4053
∆VCC supply voltage difference see Figure 7
VCC − GND 2.0 5.0 10.0 V
VCC − VEE 2.0 5.0 10.0 V
VI input voltage GND - VCC V
VS switch voltage VEE - VCC V
Tamb ambient temperature −40 +25 +125 °C
tr, tf input rise and fall times VCC = 2.0 V - 6.0 1000 ns
VCC = 4.5 V - 6.0 500 ns
VCC = 6.0 V - 6.0 400 ns
VCC = 10.0 V - 6.0 250 ns
74HCT4053
∆VCC supply voltage difference see Figure 7
VCC − GND 4.5 5.0 5.5 V
VCC − VEE 2.0 5.0 10.0 V

Table 6: Recommended operating conditions …continued

VI input voltage GND - VCC V
VS switch voltage VEE - VCC V
Tamb ambient temperature −40 +25 +125 °C
tr, tf input rise and fall times VCC = 4.5 V - 6.0 500 ns
001aad545 001aad546
10 10
VCC − GND VCC − GND
(V) (V)
8 8
6 operating area 6
operating area
4 4
2 2
0 0
0 2 4 6 8 10 0 2 4 6 8 10
VCC − VEE (V) VCC − VEE (V)
a. Type 74HC4053 b. Type 74HCT4053

Fig 7. Guaranteed operating area as a function of the supply voltages
11. Static characteristics

Table 7: RON resistance per switch 74HC4053 and 74HCT4053
For test circuit see Figure 8.
Vis is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.
Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.
74HC4053 supply voltages: VCC − GND or VCC − VEE = 2.0 V, 4.5 V, 6.0 V and 9.0 V.
74HCT4053 supply voltages: VCC − GND = 4.5 V or 5.5 V; VCC − VEE = 2.0 V, 4.5 V, 6.0 V and 9.0 V.
Tamb = 25 °C
RON(peak) ON resistance (peak) Vis = VCC to VEE; VI = VIH or VIL
VCC = 2.0 V; VEE = 0 V; IS = 100 µA [1] - - - Ω
VCC = 4.5 V; VEE = 0 V; IS = 1000 µA - 100 180 Ω
VCC = 6.0 V; VEE = 0 V; IS = 1000 µA - 90 160 Ω
VCC = 4.5 V; VEE = −4.5 V; IS = 1000 µA - 70 130 Ω

Table 7: RON resistance per switch 74HC4053 and 74HCT4053 …continued

RON(rail) ON resistance (rail) Vis = VEE; VI = VIH or VIL
VCC = 2.0 V; VEE = 0 V; IS = 100 µA [1] - 150 - Ω
VCC = 4.5 V; VEE = 0 V; IS = 1000 µA - 80 140 Ω
VCC = 6.0 V; VEE = 0 V; IS = 1000 µA - 70 120 Ω
VCC = 4.5 V; VEE = −4.5 V; IS = 1000 µA - 60 105 Ω
Vis = VCC; VI = VIH or VIL
VCC = 2.0 V; VEE = 0 V; IS = 100 µA [1] - 150 - Ω
VCC = 4.5 V; VEE = 0 V; IS = 1000 µA - 90 160 Ω
VCC = 6.0 V; VEE = 0 V; IS = 1000 µA - 80 140 Ω
VCC = 4.5 V; VEE = −4.5 V; IS = 1000 µA - 65 120 Ω
∆RON ON resistance Vis = VCC to VEE; VI = VIH or VIL
mismatch between VCC = 2.0 V; VEE = 0 V [1] - - - Ω
channels
VCC = 4.5 V; VEE = 0 V - 9 - Ω
VCC = 6.0 V; VEE = 0 V - 8 - Ω
VCC = 4.5 V; VEE = −4.5 V - 6 - Ω
Tamb = −40 °C to +85 °C
VCC = 2.0 V; VEE = 0 V; IS = 100 µA [1] - - - Ω
VCC = 4.5 V; VEE = 0 V; IS = 1000 µA - - 225 Ω
VCC = 6.0 V; VEE = 0 V; IS = 1000 µA - - 200 Ω
VCC = 4.5 V; VEE = −4.5 V; IS = 1000 µA - - 165 Ω
VCC = 2.0 V; VEE = 0 V; IS = 100 µA [1] - - - Ω
VCC = 4.5 V; VEE = 0 V; IS = 1000 µA - - 175 Ω
VCC = 6.0 V; VEE = 0 V; IS = 1000 µA - - 150 Ω
VCC = 4.5 V; VEE = −4.5 V; IS = 1000 µA - - 130 Ω
VCC = 2.0 V; VEE = 0 V; IS = 100 µA [1] - - - Ω
VCC = 4.5 V; VEE = 0 V; IS = 1000 µA - - 200 Ω
VCC = 6.0 V; VEE = 0 V; IS= 1000 µA - - 175 Ω
VCC = 4.5 V; VEE = −4.5 V; IS = 1000 µA - - 150 Ω
Tamb = −40 °C to +125 °C
VCC = 2.0 V; VEE = 0 V; IS = 100 µA [1] - - - Ω
VCC = 4.5 V; VEE = 0 V; IS = 1000 µA - - 270 Ω
VCC = 6.0 V; VEE = 0 V; IS = 1000 µA - - 240 Ω
VCC = 4.5 V; VEE = −4.5 V; IS = 1000 µA - - 195 Ω

Table 7: RON resistance per switch 74HC4053 and 74HCT4053 …continued

VCC = 2.0 V; VEE = 0 V; IS = 100 µA [1] - - - Ω
VCC = 4.5 V; VEE = 0 V; IS = 1000 µA - - 210 Ω
VCC = 6.0 V; VEE = 0 V; IS = 1000 µA - - 180 Ω
VCC = 4.5 V; VEE = −4.5 V; IS = 1000 µA - - 160 Ω
VCC = 2.0 V; VEE = 0 V; IS = 100 µA [1] - - - Ω
VCC = 4.5 V; VEE = 0 V; IS = 1000 µA - - 240 Ω
VCC = 6.0 V; VEE = 0 V; IS = 1000 µA - - 210 Ω
VCC = 4.5 V; VEE = −4.5 V; IS = 1000 µA - - 180 Ω
[1] At supply voltages (VCC − VEE) approaching 2.0 V the analog switch ON resistance becomes extremely non-linear. Therefore, it is
recommended that these devices be used to transmit digital signals only, when using these supply voltages.
mnb047
110
(1)
RON
(Ω)
90
HIGH
(from select input) 70
VS (2)
nYn nZ (3)
50
Vis = 0 V to (VCC − VEE) IS
30
VEE
001aae129
10
0 1.8 3.6 5.4 7.2 9.0
Vis (V)
RON = VS / IS. Vis = 0 V to (VCC − VEE).

(1) VCC = 4.5 V
(2) VCC = 6 V
(3) VCC = 9 V
Fig 8. Test circuit for measuring RON Fig 9. Typical RON as a function of input voltage Vis

Table 8: Static characteristics 74HC4053

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Tamb = 25 °C
VIH HIGH-state input voltage VCC = 2.0 V 1.5 1.2 - V
VCC = 4.5 V 3.15 2.4 - V
VCC = 6.0 V 4.2 3.2 - V
VCC = 9.0 V 6.3 4.7 - V
VIL LOW-state input voltage VCC = 2.0 V - 0.8 0.5 V
VCC = 4.5 V - 2.1 1.35 V
VCC = 6.0 V - 2.8 1.8 V
VCC = 9.0 V - 4.3 2.7 V
ILI input leakage current VI = VCC or GND; VEE = 0 V
VCC = 6.0 V - - ±0.1 µA
VCC = 10.0 V - - ±0.2 µA
IS(OFF) OFF-state leakage VCC = 10.0 V; VI = VIH or VIL; VEE = 0 V;
current |VS| = VCC − VEE; see Figure 10
per channel - - ±0.1 µA
all channels - - ±0.1 µA
IS(ON) ON-state leakage VCC = 10.0 V; VI = VIH or VIL; VEE = 0 V; - - ±0.1 µA
ICC quiescent supply current Vis = VEE or VCC; Vos = VCC or VEE;
VI = VCC or GND; VEE = 0 V
VCC = 6.0 V - - 8.0 µA
VCC = 10.0 V - - 16.0 µA
Tamb = −40 °C to +85 °C
VIH HIGH-state input voltage VCC = 2.0 V 1.5 - - V
VCC = 4.5 V 3.15 - - V
VCC = 6.0 V 4.2 - - V
VCC = 9.0 V 6.3 - - V
VIL LOW-state input voltage VCC = 2.0 V - - 0.5 V
VCC = 4.5 V - - 1.35 V
VCC = 6.0 V - - 1.8 V
VCC = 9.0 V - - 2.7 V
VCC = 6.0 V - - ±1.0 µA
VCC = 10.0 V - - ±2.0 µA

Table 8: Static characteristics 74HC4053 …continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
VCC = 6.0 V - - 80.0 µA
VCC = 10.0 V - - 160.0 µA
Tamb = −40 °C to +125 °C
VIH HIGH-state input voltage VCC = 2.0 V 1.5 - - V
VCC = 4.5 V 3.15 - - V
VCC = 6.0 V 4.2 - - V
VCC = 9.0 V 6.3 - - V
VIL LOW-state input voltage VCC = 2.0 V - - 0.5 V
VCC = 4.5 V - - 1.35 V
VCC = 6.0 V - - 1.8 V
VCC = 9.0 V - - 2.7 V
VCC = 6.0 V - - ±1.0 µA
VCC = 10.0 V - - ±2.0 µA
VCC = 6.0 V - - 160.0 µA
VCC = 10.0 V - - 320.0 µA
Table 9: Static characteristics 74HCT4053

Voltages are referenced to GND (ground = 0 V).
Tamb = 25 °C
VIH HIGH-state input voltage VCC = 4.5 V to 5.5 V 2.0 1.6 - µA
VIL LOW-state input voltage VCC = 4.5 V to 5.5 V - 1.2 0.8 µA

Table 9: Static characteristics 74HCT4053 …continued

ILI input leakage current VCC = 5.5 V; VEE = 0 V; VI = VCC or GND - - ±0.1 µA
ICC quiescent supply current VI = VCC or GND; Vis = VEE or VCC;
Vos = VCC or VEE
VCC = 5.5 V; VEE = 0 V - - 8.0 µA
VCC = 5.0 V; VEE = −5.0 V - - 16.0 µA
∆ICC additional quiescent per input pin; VCC = 4.5 V to 5.5 V; - 50 180 µA
supply current VEE = 0 V; VI = VCC − 2.1 V; other inputs
at VCC or GND
Tamb = −40 °C to +85 °C
VIH HIGH-state input voltage VCC = 4.5 V to 5.5 V 2.0 - - µA
VIL LOW-state input voltage VCC = 4.5 V to 5.5 V - - 0.8 µA
Vos = VCC or VEE
VCC = 5.5 V; VEE = 0 V - - 80.0 µA
VCC = 5.0 V; VEE = −5.0 V - - 160.0 µA
∆ICC additional quiescent per input pin; VCC = 4.5 V to 5.5 V; - - 225 µA
at VCC or GND
Tamb = −40 °C to +125 °C
VIH HIGH-state input voltage VCC = 4.5 V to 5.5 V 2.0 - - µA
VIL LOW-state input voltage VCC = 4.5 V to 5.5 V - - 0.8 µA

Table 9: Static characteristics 74HCT4053 …continued

Vos = VCC or VEE
VCC = 5.5 V; VEE = 0 V - - 160.0 µA
VCC = 5.0 V; VEE = −5.0 V - - 320.0 µA
∆ICC additional quiescent per input pin; VCC = 4.5 V to 5.5 V; - - 245 µA
at VCC or GND
LOW Sn HIGH Sn
(select input) (select input)
nYn nZ nYn nZ
A A A
VI = VCC or VEE VO = VEE or VCC VI = VEE or VCC VO (open circuit)
VEE VEE
001aae130 001aae131
Fig 10. Test circuit for measuring OFF-state leakage Fig 11. Test circuit for measuring ON-state leakage
current current
12. Dynamic characteristics

Table 10: Dynamic characteristics type 74HC4053
Voltages are referenced to GND (ground = 0 V); tr = tf = 6 ns; CL = 50 pF unless otherwise specified; for test circuit see
Figure 14.
Tamb = 25 °C
tPHL, propagation delay Vis to Vos RL = ∞ Ω; see Figure 12
tPLH VCC = 2.0 V; VEE = 0 V - 15 60 ns
VCC = 4.5 V; VEE = 0 V - 5 12 ns
VCC = 6.0 V; VEE = 0 V - 4 10 ns
VCC = 4.5 V; VEE = −4.5 V - 4 8 ns

Table 10: Dynamic characteristics type 74HC4053 …continued

Figure 14.
tPZH, turn-ON time RL = 1 kΩ; see Figure 13
tPZL E to Vos VCC = 2.0 V; VEE = 0 V - 60 220 ns
VCC = 4.5 V; VEE = 0 V - 20 44 ns
VCC = 6.0 V; VEE = 0 V - 16 37 ns
VCC = 4.5 V; VEE = −4.5 V - 15 31 ns
VCC = 5 V; VEE = 0 V; CL = 15 pF - 17 - ns
Sn to Vos VCC = 2.0 V; VEE = 0 V - 75 220 ns
VCC = 4.5 V; VEE = 0 V - 25 44 ns
VCC = 6.0 V; VEE = 0 V - 20 37 ns
VCC = 4.5 V; VEE = −4.5 V - 15 31 ns
VCC = 5 V; VEE = 0 V; CL = 15 pF - 21 - ns
tPHZ, turn-OFF time RL = 1 kΩ; see Figure 13
tPLZ E to Vos VCC = 2.0 V; VEE = 0 V - 63 210 ns
VCC = 4.5 V; VEE = 0 V - 21 42 ns
VCC = 6.0 V; VEE = 0 V - 17 36 ns
VCC = 4.5 V; VEE = −4.5 V - 15 29 ns
VCC = 5 V; CL = 15 pF - 18 - ns
VCC = 4.5 V; VEE = 0 V - 20 42 ns
VCC = 6.0 V; VEE = 0 V - 16 36 ns
VCC = 4.5 V; VEE = −4.5 V - 15 29 ns
VCC = 5 V; CL = 15 pF - 17 - ns
CPD power dissipation per switch; VI = GND to VCC [1] - 36 - pF
capacitance
Tamb = −40 °C to +85 °C
tPLH VCC = 2.0 V; VEE = 0 V - - 75 ns
VCC = 4.5 V; VEE = 0 V - - 15 ns
VCC = 6.0 V; VEE = 0 V - - 13 ns
VCC = 4.5 V; VEE = −4.5 V - - 10 ns


Figure 14.
tPZL E to Vos VCC = 2.0 V; VEE = 0 V - - 275 ns
VCC = 4.5 V; VEE = 0 V - - 55 ns
VCC = 6.0 V; VEE = 0 V - - 47 ns
VCC = 4.5 V; VEE = −4.5 V - - 39 ns
Sn to Vos VCC = 2.0 V; VEE = 0 V - - 275 ns
VCC = 4.5 V; VEE = 0 V - - 55 ns
VCC = 6.0 V; VEE = 0 V - - 47 ns
VCC = 4.5 V; VEE = −4.5 V - - 39 ns
tPLZ E to Vos VCC = 2.0 V; VEE = 0 V - - 265 ns
VCC = 4.5 V; VEE = 0 V - - 53 ns
VCC = 6.0 V; VEE = 0 V - - 45 ns
VCC = 4.5 V; VEE = −4.5 V - - 36 ns
VCC = 4.5 V; VEE = 0 V - - 53 ns
VCC = 6.0 V; VEE = 0 V - - 45 ns
VCC = 4.5 V; VEE = −4.5 V - - 36 ns
Tamb = −40 °C to +125 °C
tPLH VCC = 2.0 V; VEE = 0 V - - 90 ns
VCC = 4.5 V; VEE = 0 V - - 18 ns
VCC = 6.0 V; VEE = 0 V - - 15 ns
VCC = 4.5 V; VEE = −4.5 V - - 12 ns
tPZL E to Vos VCC = 2.0 V; VEE = 0 V - - 330 ns
VCC = 4.5 V; VEE = 0 V - - 66 ns
VCC = 6.0 V; VEE = 0 V - - 56 ns
VCC = 4.5 V; VEE = −4.5 V - - 47 ns
VCC = 4.5 V; VEE = 0 V - - 66 ns
VCC = 6.0 V; VEE = 0 V - - 56 ns
VCC = 4.5 V; VEE = −4.5 V - - 47 ns


Figure 14.
tPLZ E to Vos VCC = 2.0 V; VEE = 0 V - - 315 ns
VCC = 4.5 V; VEE = 0 V - - 63 ns
VCC = 6.0 V; VEE = 0 V - - 54 ns
VCC = 4.5 V; VEE = −4.5 V - - 44 ns
VCC = 4.5 V; VEE = 0 V - - 63 ns
VCC = 6.0 V; VEE = 0 V - - 54 ns
VCC = 4.5 V; VEE = −4.5 V - - 44 ns
[1] CPD is used to determine the dynamic power dissipation (PD in µW):
Table 11: Dynamic characteristics type 74HCT4053

Figure 14.
Tamb = 25 °C
tPHL, propagation delay Vis to Vos VCC = 4.5 V; RL = ∞ Ω; see Figure 12
tPLH VEE = 0 V - 5 12 ns
VEE = −4.5 V - 4 8 ns
tPZL E to Vos VCC = 4.5 V; VEE = 0 V - 27 48 ns
VCC = 4.5 V; VEE = −4.5 V - 16 34 ns
VCC = 5 V; VEE = 0 V; CL = 15 pF - 23 - ns
VCC = 4.5 V; VEE = −4.5 V - 16 34 ns
VCC = 5 V; VEE = 0 V; CL = 15 pF - 21 - ns

Table 11: Dynamic characteristics type 74HCT4053 …continued

Figure 14.
tPLZ E to Vos VCC = 4.5 V; VEE = 0 V - 24 44 ns
VCC = 4.5 V; VEE = −4.5 V - 15 31 ns
VCC = 5 V; VEE = 0 V; CL = 15 pF - 20 - ns
VCC = 4.5 V; VEE = −4.5 V - 15 31 ns
VCC = 5 V; VEE = 0 V; CL = 15 pF - 19 - ns
CPD power dissipation per switch; VI = GND to (VCC − 1.5 V) [1] - 36 - pF
capacitance
Tamb = −40 °C to +85 °C
tPLH VEE = 0 V - - 15 ns
VEE = −4.5 V - - 10 ns
tPZH, turn-ON time VCC = 4.5 V; RL = 1 kΩ; see Figure 13
tPZL E to Vos VEE = 0 V - - 60 ns
VEE = −4.5 V - - 43 ns
Sn to Vos VEE = 0 V - - 60 ns
VEE = −4.5 V - - 43 ns
tPHZ, turn-OFF time VCC = 4.5 V; RL = 1 kΩ; see Figure 13
tPLZ E to Vos VEE = 0 V - - 55 ns
VEE = −4.5 V - - 39 ns
VEE = −4.5 V - - 39 ns
Tamb = −40 °C to +125 °C
tPLH VEE = 0 V - - 18 ns
VEE = −4.5 V - - 12 ns
tPZH, turn-ON time VCC = 4.5 V; RL = 1 kΩ; see Figure 13
tPZL E to Vos VEE = 0 V - - 72 ns
VEE = −4.5 V - - 51 ns
VEE = −4.5 V - - 51 ns

Table 11: Dynamic characteristics type 74HCT4053 …continued

Figure 14.
tPHZ, turn-OFF time VCC = 4.5 V; RL = 1 kΩ; see Figure 13
tPLZ E to Vos VEE = 0 V - - 66 ns
VEE = −4.5 V - - 47 ns
VEE = −4.5 V - - 47 ns
[1] CPD is used to determine the dynamic power dissipation (PD in µW):
13. Waveforms
Vis input 50 %
tPLH tPHL
Vos output 50 %
001aad555
Fig 12. Propagation delay input (Vis) to output (Vos)

VI
E, Sn inputs VM
0V
tPZL
tPLZ
Vos output 50 %
10 %
tPHZ tPZH
90 %
50 %
Vos output
switch ON switch OFF switch ON
001aae330
(1) Measurement points are given in Table 12.

Fig 13. Turn-ON and turn-OFF times
Table 12: Measurement points

Type Input
VM
74HC4053 0.5VCC
74HCT4053 1.3 V

tW
VI
90 %
negative
pulse VM VM
10 %
0V
tf tr
tr tf
VI
90 %
positive
pulse VM VM
10 %
0V
tW
VCC Vis VCC
VI Vos RL S1
PULSE
DUT open
GENERATOR
RT CL
GND
VEE
001aae382
Test data is given in Table 13.

RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
RL = Load resistor.
S1 = Test selection switch.
Fig 14. Load circuitry for switching times
Table 13: Test data

Test Input Load S1 position
VI Vis tr, tf CL RL
at fmax other
tPHL, tPLH [1] pulse < 2 ns 6 ns 15 pF, 50 pF 1 kΩ open
tPZH, tPHZ [1] VCC < 2 ns 6 ns 15 pF, 50 pF 1 kΩ VEE
tPZL, tPLZ [1] VEE < 2 ns 6 ns 15 pF, 50 pF 1 kΩ VCC
[1] VI values:
a) For 74HC4053: VI = VCC.
b) For 74HCT4053: VI = 3 V.

14. Additional dynamic characteristics

Table 14: Additional dynamic characteristics 74HC4053 and 74HCT4053
GND = 0 V; Tamb = 25 °C.
Vis is the input voltage at an nYn or nZ terminal, whichever is assigned as an input.
Vos is the output voltage at an nYn or nZ terminal, whichever is assigned as an output.
dsin sine wave distortion RL = 10 kΩ; CL = 50 pF; see Figure 15
fi = 1 kHz
VCC = 2.25 V; VEE = −2.25 V; Vis = 4.0 V (p-p) - 0.04 - %
VCC = 4.5 V; VEE = −4.5 V; Vis = 8.0 V (p-p) - 0.02 - %
fi = 10 kHz
VCC = 2.25 V; VEE = −2.25 V; Vis = 4.0 V (p-p) - 0.12 - %
VCC = 4.5 V; VEE = −4.5 V; Vis = 8.0 V (p-p) - 0.06 - %
α(OFF)(ft) OFF-state RL = 600 Ω; CL = 50 pF; fi = 1 MHz; see [1]
feed-through Figure 16
attenuation VCC = 2.25 V; VEE = −2.25 V - −50 - dB
VCC = 4.5 V; VEE = −4.5 V - −50 - dB
Vct(sw-sw) crosstalk between RL = 600 Ω; CL = 50 pF; fi = 1 MHz; see [1]
switches Figure 17
VCC = 2.25 V; VEE = −2.25 V - −60 - dB
VCC = 4.5 V; VEE = −4.5 V - −60 - dB
Vct(d-sw) crosstalk between VCC = 4.5 V; RL = 600 kΩ; CL = 50 pF; [2]
digital inputs and fi = 1 MHz; see Figure 18

switch VEE = 0 V - 110 - mV
VEE = −4.5 V - 220 - mV
f(-3dB) −3 dB frequency RL = 50 Ω; CL = 10 pF; see Figure 19 [3]
response VCC = 2.25 V; VEE = −2.25 V - 160 - MHz

VCC = 4.5 V; VEE = −4.5 V - 170 - MHz
[1] Adjust input voltage Vis to 0 dBm level (0 dBm = 1 mW into 600 Ω).
[2] Control input E or Sn, with square-wave between VCC and GND.
[3] Adjust input voltage Vis to 0 dBm level at Vos for 1 MHz (0 dBm = 1 mW into 50 Ω).
nYn nZ
10 µF
or or
nZ nYn
Vis Vos
RL CL dB
channel
GND
ON
001aae132
Fig 15. Test circuit for measuring sine wave distortion

001aae332
0
α(OFF)(ft)
(dB)
−20
−40
−60
−80
−100
10 102 103 104 105 106
fi (kHz)
a. Feed-through as function of the frequency
nYn nZ
0.1 µF or or
nZ nYn
Vis Vos
RL CL dB
channel
GND
OFF
001aae133
b. Test circuit
Fig 16. Typical switch OFF signal feed-through as a function of frequency

nYn nZ
0.1 µF
or or
RL
nZ nYn
Vis Vos
RL CL dB
channel
GND
ON
001aae134
a. Switch ON
nYn nZ
or or
nZ nYn
Vis Vos
RL channel RL CL dB
OFF
GND
001aae259
b. Switch OFF
Fig 17. Test circuits for measuring crosstalk between any two switches
VCC Sn or E VCC
2RL 2RL
nYn nZ
Vct(d-sw) or nZ or nYn
DUT
2RL 2RL CL oscilloscope
GND
VEE
001aae135
Fig 18. Test circuit for measuring crosstalk between digital inputs and switch

001aad551
5
Vos
(dB)
3
−1
−3
−5
10 102 103 104 105 106
f (kHz)
a. Typical frequency response
nYn nZ
10 µF
or or
nZ nYn
Vis Vos
RL CL dB
channel
GND
ON
001aae132
b. Test circuit
Fig 19. Typical frequency response

15. Package outline
DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4
D ME
seating plane
A2 A
L A1
c
Z e w M
b1
(e 1)
b b2
16 9 MH
pin 1 index
E
1 8
0 5 10 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
UNIT
A A1 A2
b b1 b2 c D (1) E (1) e e1 L ME MH w Z (1)
max. min. max. max.
1.73 0.53 1.25 0.36 19.50 6.48 3.60 8.25 10.0
mm 4.2 0.51 3.2 2.54 7.62 0.254 0.76
1.30 0.38 0.85 0.23 18.55 6.20 3.05 7.80 8.3
inches 0.068 0.021 0.049 0.014 0.77 0.26 0.14 0.32 0.39
0.17 0.02 0.13 0.1 0.3 0.01 0.03
0.051 0.015 0.033 0.009 0.73 0.24 0.12 0.31 0.33
Note
1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.
OUTLINE REFERENCES EUROPEAN

ISSUE DATE
VERSION IEC JEDEC JEITA PROJECTION
95-01-14
SOT38-4
03-02-13
Fig 20. Package outline SOT38-4 (DIP16)


SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1
D E A
X
y HE v M A
16 9
Q
A2
(A 3) A
A1
pin 1 index
θ
Lp
1 8 L
e w M detail X
bp
0 2.5 5 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)

A
UNIT A1 A2 A3 bp c D (1) E (1) e HE L Lp Q v w y Z (1) θ
max.
0.25 1.45 0.49 0.25 10.0 4.0 6.2 1.0 0.7 0.7
mm 1.75 0.25 1.27 1.05 0.25 0.25 0.1 o
0.10 1.25 0.36 0.19 9.8 3.8 5.8 0.4 0.6 0.3 8
o
0.010 0.057 0.019 0.0100 0.39 0.16 0.244 0.039 0.028 0.028 0
inches 0.069 0.01 0.05 0.041 0.01 0.01 0.004
0.004 0.049 0.014 0.0075 0.38 0.15 0.228 0.016 0.020 0.012
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

ISSUE DATE
99-12-27
SOT109-1 076E07 MS-012
03-02-19
Fig 21. Package outline SOT109-1 (SO16)


SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1
D E A
X
c
y HE v M A
16 9
Q
A2 A
A1 (A 3)
pin 1 index
θ
Lp
L
1 8 detail X
w M
e bp
0 2.5 5 mm
scale
DIMENSIONS (mm are the original dimensions)

A
max.
o
0.21 1.80 0.38 0.20 6.4 5.4 7.9 1.03 0.9 1.00 8
mm 2 0.25 0.65 1.25 0.2 0.13 0.1 o
0.05 1.65 0.25 0.09 6.0 5.2 7.6 0.63 0.7 0.55 0
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

ISSUE DATE
99-12-27
SOT338-1 MO-150
03-02-19
Fig 22. Package outline SOT338-1 (SSOP16)


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1
D E A
X
y HE v M A
16 9
Q
A2 (A 3)
A
A1
pin 1 index
θ
Lp
L
1 8
detail X
w M
e bp
0 2.5 5 mm
scale

A
max.
o
0.15 0.95 0.30 0.2 5.1 4.5 6.6 0.75 0.4 0.40 8
mm 1.1 0.25 0.65 1 0.2 0.13 0.1 o
0.05 0.80 0.19 0.1 4.9 4.3 6.2 0.50 0.3 0.06 0
Notes
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

ISSUE DATE
99-12-27
SOT403-1 MO-153
03-02-18
Fig 23. Package outline SOT403-1 (TSSOP16)


DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1
D B A
A
A1
E c
terminal 1 detail X
index area
terminal 1 C
e1
index area
e b v M C A B y1 C y
w M C
2 7
1 8
Eh e
16 9
15 10
Dh
X
0 2.5 5 mm
scale
A(1)
UNIT
max.
A1 b c D (1) Dh E (1) Eh e e1 L v w y y1
mm 0.05 0.30 3.6 2.15 2.6 1.15 0.5

1 0.2 0.5 2.5 0.1 0.05 0.05 0.1
0.00 0.18 3.4 1.85 2.4 0.85 0.3
Note

ISSUE DATE
02-10-17
SOT763-1 --- MO-241 ---
03-01-27
Fig 24. Package outline SOT763-1 (DHVQFN16)


16. Abbreviations
Table 15: Abbreviations
Acronym Description
CMOS Complementary Metal Oxide Semiconductor
HBM Human Body Model
ESD ElectroStatic Discharge
MM Machine Model
DUT Device Under Test
17. Revision history

Table 16: Revision history
Document ID Release date Data sheet status Change notice Doc. number Supersedes
74HC_HCT4053_4 20060509 Product data sheet - - 74HC_HCT4053_3
Modifications: • Section 5 “Ordering information”: errors corrected, type numbers in wrong order and
SOT38-4 is the package for types 74HC4053N and 74HCT4053N
74HC_HCT4053_3 20060315 Product data sheet - - 74HC_HCT4053_
CNV_2
Modifications: • The format of this data sheet has been redesigned to comply with the new presentation
and information standard of Philips Semiconductors.
• Added type numbers 74HC4053BQ and 74HCT4053BQ (DHVQFN16) package to
Section 5 “Ordering information”, Section 7 “Pinning information” and Section 15 “Package
outline”
74HC_HCT4053_CNV_2 19901201 Product specification - - -

18. Data sheet status
Level Data sheet status [1] Product status [2] [3] Definition
I Objective data Development This data sheet contains data from the objective specification for product development. Philips
Semiconductors reserves the right to change the specification in any manner without notice.
II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published
at a later date. Philips Semiconductors reserves the right to change the specification without notice, in
order to improve the design and supply the best possible product.
III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the
right to make changes at any time in order to improve the design, manufacturing and supply. Relevant
changes will be communicated via a Customer Product/Process Change Notification (CPCN).
[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
URL http://www.semiconductors.philips.com.
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
19. Definitions customers using or selling these products for use in such applications do so
at their own risk and agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Short-form specification — The data in a short-form specification is Right to make changes — Philips Semiconductors reserves the right to
extracted from a full data sheet with the same type number and title. For make changes in the products - including circuits, standard cells, and/or
detailed information see the relevant data sheet or data handbook. software - described or contained herein in order to improve design and/or
Limiting values definition — Limiting values given are in accordance with performance. When the product is in full production (status ‘Production’),
the Absolute Maximum Rating System (IEC 60134). Stress above one or relevant changes will be communicated via a Customer Product/Process
more of the limiting values may cause permanent damage to the device. Change Notification (CPCN). Philips Semiconductors assumes no
These are stress ratings only and operation of the device at these or at any responsibility or liability for the use of any of these products, conveys no
other conditions above those given in the Characteristics sections of the license or title under any patent, copyright, or mask work right to these
specification is not implied. Exposure to limiting values for extended periods products, and makes no representations or warranties that these products are
may affect device reliability. free from patent, copyright, or mask work right infringement, unless otherwise
specified.
Application information — Applications that are described herein for any
of these products are for illustrative purposes only. Philips Semiconductors
makes no representation or warranty that such applications will be suitable for
the specified use without further testing or modification.
21. Trademarks
Notice — All referenced brands, product names, service names and
20. Disclaimers trademarks are the property of their respective owners.
Life support — These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors
22. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

23. Contents
1 General description . . . . . . . . . . . . . . . . . . . . . . 1
2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
4 Quick reference data . . . . . . . . . . . . . . . . . . . . . 2
5 Ordering information . . . . . . . . . . . . . . . . . . . . . 3
6 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 4
7 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5
7.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
7.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6
8 Functional description . . . . . . . . . . . . . . . . . . . 6
8.1 Function table . . . . . . . . . . . . . . . . . . . . . . . . . . 6
9 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 6
10 Recommended operating conditions. . . . . . . . 7
11 Static characteristics. . . . . . . . . . . . . . . . . . . . . 8
12 Dynamic characteristics . . . . . . . . . . . . . . . . . 14
13 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
14 Additional dynamic characteristics . . . . . . . . 22
15 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 26
16 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 31
17 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 31
18 Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 32
19 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
20 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
21 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
22 Contact information . . . . . . . . . . . . . . . . . . . . 32
© Koninklijke Philips Electronics N.V. 2006

All rights are reserved. Reproduction in whole or in part is prohibited without the prior
written consent of the copyright owner. The information presented in this document does
not form part of any quotation or contract, is believed to be accurate and reliable and may
be changed without notice. No liability will be accepted by the publisher for any
consequence of its use. Publication thereof does not convey nor imply any license under
patent- or other industrial or intellectual property rights.
Date of release: 9 May 2006
Document number: 74HC_HCT4053_4
Published in The Netherlands

74HC4053 74HCT4053: 1. General Description

Uploaded by

Copyright:

Available Formats

74HC4053 74HCT4053: 1. General Description

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

74HC4053 74HCT4053: 1. General Description

Uploaded by

Copyright:

Available Formats

74HC4053; 74HCT4053

Triple 2-channel analog multiplexer/demultiplexer

The 74HC4053; 74HCT4053 is triple 2-channel analog multiplexer/demultiplexer with a

For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically

4. Quick reference data

Product data sheet Rev. 04 — 9 May 2006 2 of 33

CL = output load capacitance in pF;

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 3 of 33

Fig 1. Functional diagram

Fig 2. Logic symbol Fig 3. IEC logic symbol

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 4 of 33

Fig 4. Schematic diagram (one switch)

(1) The die substrate is attached to this

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 5 of 33

7.2 Pin description

8.1 Function table

[1] H = HIGH voltage level;

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 6 of 33

Table 5: Limiting values …continued

10. Recommended operating conditions

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 7 of 33

Table 6: Recommended operating conditions …continued

a. Type 74HC4053 b. Type 74HCT4053

11. Static characteristics

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 8 of 33

Table 7: RON resistance per switch 74HC4053 and 74HCT4053 …continued

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 9 of 33

Table 7: RON resistance per switch 74HC4053 and 74HCT4053 …continued

Vis = 0 V to (VCC − VEE) IS

RON = VS / IS. Vis = 0 V to (VCC − VEE).

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 10 of 33

Table 8: Static characteristics 74HC4053

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 11 of 33

Table 8: Static characteristics 74HC4053 …continued

Table 9: Static characteristics 74HCT4053

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 12 of 33

Table 9: Static characteristics 74HCT4053 …continued

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 13 of 33

Table 9: Static characteristics 74HCT4053 …continued

VI = VCC or VEE VO = VEE or VCC VI = VEE or VCC VO (open circuit)

12. Dynamic characteristics

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 14 of 33

Table 10: Dynamic characteristics type 74HC4053 …continued

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Product data sheet Rev. 04 — 9 May 2006 15 of 33

Table 10: Dynamic characteristics type 74HC4053 …continued

74HC_HCT4053_4 © Koninklijke Philips Electronics N.V. 2006. All rights reserved.