Co Question Bank
Co Question Bank
Co Question Bank
2. Define Multiprocessing.
s
11. Write down the operation of control unit?
e
12. Define Memory address register. / c
13. What is stack & queue?
: /
t p
14. Define Addressing modes.
t
15. Write the basic performance equation?
h
16. Define clock rate.
http://csetube.weebly.com/
PART-B (16 Marks)
7. Explain briefly about performance evaluation by using various bench marks. List out
the types of bench marks and mention its advantage and disadvantage.
b e
14. Write an algorithm for the division of floating point number and illustrate with an
example.
t u
e
UNIT-II
s
PART-A (2 MARKS)
/ c
/
1. What are the basic operations performed by the processor?
:
2. Define Data path.
t
3. Define Processor clock.
p
h t
4. Define Latency and throughput.
6. What are the differences between hardwired and micro programmed control units?
7. Define nanoprogramming.
9. What are the advantages of multiple bus organization over a single bus organization?
10. Write control sequencing for the executing the instruction. Add R4,R5,R6.
http://csetube.weebly.com/
16. What are the types of micro instruction?
PART-B(16 MARKS)
UNIT-III
PART-A (2 MARKS)
k /
1. What is Pipelining?
. t
2. What are the major characteristics of a Pipeline?
b e
u
3. What are the various stages in a Pipeline execution?
t
4. What are the types of pipeline hazards?
s
5. Define structural, data, and control hazard.
e
/ c
6. List two conditions when processor can stall.
: /
7. List the types of data hazards.
t p
8. List the techniques used for overcoming hazard.
t
9. What is instruction level parallelism?
h
10. What are the types of dependencies?
19. Write down the expression for speedup factor in a pipelined architecture.
http://csetube.weebly.com/
PART-B (16 MARKS)
3. Explain the basic concepts of pipelining and compare it with sequence processing with
a neat diagram.
5. What is branch hazard? Describe the method for dealing with the branch hazard?
6. What is data hazard? Explain the methods for dealing with data hazard?
7. Explain the function of six segment pipeline and draw a space diagram for six
segment pipeline solving the time it takes to process eight tables.
k /
UNIT IV . t
b e
PART- A (2 MARKS)
t u
1. What is Memory system?
s e
2. Give classification of memory.
/ c
3. Define cache.
: /
t p
4. What is Read Access Time?
h
6. What are PROMS?
t
7. Define Memory refreshing.
13. What is address translation page fault routine, page fault and demand paging?
http://csetube.weebly.com/
18. Define Virtual memory.
s e
PART-B (16 MARKS) / c
: /
1. Illustrate the characteristics of some common memory technologies.
tp
2. Describe in detail about associative memory.
t
3. Discuss the concept of Memory interleaving and give its advantages.
h
4. Discuss the different mapping techniques used in cache memories and their relative
merits and demerits.
6. What do you mean by virtual memory? Discuss how paging helps in implementing
virtual memory.
8. Explain the virtual memory translation and TLB with necessary diagram.
http://csetube.weebly.com/
UNIT-V
PART-A (2 MARKS)
9. What is DMA?
10. Why does the DMA priority over CPU when both request memory transfer?
: /
2. Describe in detail about IOP Organization.
t p
3. Describe the data transfer method using DMA.
t
4. Write short notes on the following
h
(a) Magnetic disk drive
7. Give comparison between memory mapped I/O and I/O mapped I/O.
8. Explain the action carried out by the processor after occurrence of an interrupt.
9. What is DMA? Describe how DMA is used to transfer data from peripherals.
http://csetube.weebly.com/