Professional Documents
Culture Documents
Tsmc018 Info
Tsmc018 Info
INTRODUCTION: This report contains the lot average results obtained by MOSIS
from measurements of MOSIS test structures on each wafer of
this fabrication lot. SPICE parameters obtained from similar
measurements on a selected wafer are also attached.
COMMENTS: DSCN6M018_TSMC
MINIMUM 0.27/0.18
Vth 0.50 -0.51 volts
SHORT 20.0/0.18
Idss 547 -250 uA/um
Vth 0.51 -0.51 volts
Vpt 4.8 -5.6 volts
WIDE 20.0/0.18
Ids0 14.4 -4.7 pA/um
LARGE 50/50
Vth 0.43 -0.42 volts
Vjbkd 3.1 -4.3 volts
Ijlk <50.0 <50.0 pA
COMMENTS: Poly bias varies with design technology. To account for mask
bias use the appropriate value for the parameters XL and XW
in your SPICE model card.
Design Technology XL (um) XW (um)
----------------- ------- ------
SCN6M_DEEP (lambda=0.09) 0.00 -0.01
thick oxide 0.00 -0.01
SCN6M_SUBM (lambda=0.10) -0.02 0.00
thick oxide -0.02 0.00