HD74LS93

4-bit Binary Counter

REJ03D0423–0200
Rev.2.00
Feb.18.2005

The HD74LS93 contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and
three-state binary counter for divide-by-eight. To use this maximum count length of this counter, the B input is
connected to the QA output. The input count pulses are applied to input A and the outputs are described in the
appropriate function table.

Features
• Ordering Information

Package Code Package Taping Abbreviation

Part Name Package Type
(Previous Code) Abbreviation (Quantity)
PRDP0014AB-B
HD74LS93P DILP-14 pin P —
(DP-14AV)
PRSP0014DF-B
HD74LS93FPEL SOP-14 pin (JEITA) FP EL (2,000 pcs/reel)
(FP-14DAV)
Note: Please consult the sales office for the above package availability.

Pin Arrangement

B 1 14 A
B A
R0(1) 2 R0(1) 13 NC

R0(2) 3 R0(2) QA 12 QA

NC 4 QD 11 QD

VCC 5 10 GND

NC 6 QB 9 QB
QC
NC 7 8 QC

(Top view)

Rev.2.00, Feb.18.2005, page 1 of 8

HD74LS93

Function Table

• Reset / Count Function Table

Reset inputs Outputs
R0(1) R0(2) QD QC QB QA
H H L L L L
L X Count
X L Count
Note: H; high level, L; low level, X; irrelevant

• BCD Count Sequence (Notes 1)

Count Outputs
QD QC QB QA
0 L L L L
1 L L L H
2 L L H L
3 L L H H
4 L H L H
5 L H L H
6 L H H L
7 L H H H
8 H L L L
9 H L L H
10 H L H L
11 H L H H
12 H H L L
13 H H L H
14 H H H L
15 H H H H
Notes: 1. Output QA is connected to input B for BCD count.
2. H; high level, L; low level

Rev.2.00, Feb.18.2005, page 2 of 8

HD74LS93

Block Diagram

J Q QA

Input A CK

J Q QB

Input B CK

J Q QC

CK

J Q QD

CK

K
R0(1)
R0(2)

Absolute Maximum Ratings

Item Symbol Ratings Unit
Supply voltage VCC 7 V
R Inputs VIN 7 V
Input voltage
A, B Inputs VIN 5.5 V
Power dissipation PT 400 mW
Storage temperature Tstg –65 to +150 °C
Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

Recommended Operating Conditions

Item Symbol Min Typ Max Unit
Supply voltage VCC 4.75 5.00 5.25 V
IOH — — –400 µA
Output current
IOL — — 8 mA
Operating temperature Topr –20 25 75 °C
A input 0 — 32
Count frequency fcount MHz
B input 0 — 16
A input 15 — —
Pulse width B input tw 30 — — ns
Reset input 15 — —
Setup time tsu 25 — — ns

Rev.2.00, Feb.18.2005, page 3 of 8

HD74LS93

Electrical Characteristics
(Ta = –20 to +75 °C)
Item Symbol min. typ.* max. Unit Condition
VIH 2.0 — — V
Input voltage
VIL — — 0.8 V
2.7 — — VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V,
VOH V
IOH = –400 µA
Output voltage
— — 0.4 IOL = 4 mA** VCC = 4.75 V, VIH = 2 V,
VOL V
— — 0.5 IOL = 8 mA** VIL = 0.8 V
Any reset — — –0.4
A input IIL — — –2.4 mA VCC = 5.25 V, VI = 0.4 V
B input — — –1.6
Any reset — — 20
Input
A input IIH — — 40 µA VCC = 5.25 V, VI = 2.7 V
current
B input — — 40
Any reset — — 0.1 VI = 7 V
A input II — — 0.2 mA VI = 5.5 V VCC = 5.25 V
B input — — 0.2 VI = 5.5 V
Short-circuit output
IOS –20 — –100 mA VCC = 5.25 V
current
Supply current ICC*** — 9 15 mA VCC = 5.25 V
Input clamp voltage VIK — — –1.5 V VCC = 4.75 V, IIN = –18 mA
Notes: * VCC = 5 V, Ta = 25°C
** QA output is tested at specified IOL plus the limit value of IIL for the B input. This permits driving the B input
while maintaining full fan-out capability.
*** ICC is measured with all outputs open, both R0 inputs grounded following momentary connection to 4.5 V, and
all other inputs grounded.

Switching Characteristics
(VCC = 5 V, Ta = 25°C)
Item Symbol Inputs Outputs min. typ. max. Unit Condition
fmax A QA 32 42 —
Maximum count frequency MHz
B QB 16 — —
tPLH — 10 16
A QA
tPHL — 12 18
tPLH — 46 70
A QD
tPHL — 46 70
CL = 15 pF,
tPLH — 10 16
B QB RL = 2 kΩ
Propagation delay time tPHL — 14 21 ns
tPLH — 21 32
B QC
tPHL — 23 35
tPLH — 34 51
B QD
tPHL — 34 51
tPHL Set-to-0 QA to QD — 26 40
Note: Refer to Test Circuit and Waveform of the Common Item "TTL Common Matter (Document No.: REJ27D0005-
0100)".

Rev.2.00, Feb.18.2005, page 4 of 8

HD74LS93

Timing Definition

tw

3V
R0
1.3 V 1.3 V
0V
tsu
3V
A or B
1.3 V 1.3 V
Input
0V
tw

Testing Method
Test Circuit

VCC QA

4.5V

Load circuit 1
RL
QA
A
CL
B
See Testing Table

P.G. QB
Zout = 50Ω
QB Same as Load Circuit 1.
QC
R0
QC Same as Load Circuit 1.
R0 QD

QD Same as Load Circuit 1.

Notes: 1. CL includes probe and jig capacitance.

2. All diodes are 1S2074(H).

Rev.2.00, Feb.18.2005, page 5 of 8

HD74LS93

Testing Table
From input Inputs Outputs
Item
to output A B R0 QA QB QC QD
A→Q IN to QA GND Out Out Out Out
fmax
B→Q 4.5 V IN GND — Out Out Out
A → QA IN to QA GND Out — — —
A → QD IN to QA GND — — — Out
tPLH B → QB 4.5 V IN GND — Out — —
tPHL B → QC 4.5 V IN GND — — Out —
B → QD 4.5 V IN GND — — — Out
R0** → Q IN* to QA IN Out Out Out Out
* For initialized.
** Measured with each input and unused inputs at 4.5 V.

Waveform
1. fmax, tPLH, tPHL (Clock → Q)

tTLH tTHL

3V
Clock 90% 90%
10% 1.3 V 10% 1.3 V
0V
tPHL(Measure at tn+2) tPLH (Measure at tn+1)

VOH
QA
1.3 V 1.3 V
VOL
tPHL (Measure at tn+4) tPLH (Measure at tn+2)

VOH
QB
1.3 V 1.3 V
VOL
tPHL (Measure at tn+8) tPLH (Measure at tn+4)

VOH
QC
1.3 V 1.3 V
VOL
tPHL (Measure at tn+16) tPLH (Measure at tn+8)

VOH
QD 1.3 V 1.3 V
VOL
Notes: 1. Input pulse; tTLH ≤ 15 ns, tTHL ≤ 5 ns, PRR = 1 MHz, duty cycle = 50% and for fmax.,
tTLH = tTHL ≤ 2.5 ns
2. tn is reference bit time when all outputs are low.

Rev.2.00, Feb.18.2005, page 6 of 8

HD74LS93

2. tPHL (R0 → Q)

tTLH tTHL

3V
90% 90%
1.3 V 1.3 V
10% 10%
R0 0V
tw ≥ 15ns
tPHL
VOH

QA to QD 1.3 V
VOL
Notes: tTLH ≤ 15 ns, tTHL ≤ 5 ns

Rev.2.00, Feb.18.2005, page 7 of 8

HD74LS93

Package Dimensions
JEITA Package Code RENESAS Code Previous Code MASS[Typ.]
P-DIP14-6.3x19.2-2.54 PRDP0014AB-B DP-14AV 0.97g

14 8

E
1 7
b3

Reference Dimension in Millimeters

Symbol
Min Nom Max

A
e1 7.62
A1

D 19.2 20.32
E 6.3 7.4
A 5.06
L

A1 0.51
bp 0.40 0.48 0.56
e bp θ c b3 1.30
c 0.19 0.25 0.31
e1
θ 0° 15°
e 2.29 2.54 2.79
Z 2.39
( Ni/Pd/Au plating ) L 2.54

JEITA Package Code RENESAS Code Previous Code MASS[Typ.]

P-SOP14-5.5x10.06-1.27 PRSP0014DF-B FP-14DAV 0.23g

NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
*1 DO NOT INCLUDE MOLD FLASH.
D F 2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
14 8

bp
HE
E

c
*2

Index mark Dimension in Millimeters

Reference
Symbol
Min Nom Max
Terminal cross section D 10.06 10.5

( Ni/Pd/Au plating ) E 5.50

A2
1 7
A1 0.00 0.10 0.20
e *3
bp
Z
x M A 2.20
L1 bp 0.34 0.40 0.46
b1
c 0.15 0.20 0.25
c 1
A

θ 0° 8°
HE 7.50 7.80 8.00
θ e 1.27
A1

y L x 0.12
y 0.15
Detail F Z 1.42
L 0.50 0.70 0.90
L 1 1.15

Rev.2.00, Feb.18.2005, page 8 of 8

 Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits,
(ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

RENESAS SALES OFFICES http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.

Colophon .2.0