HD74LS42: BCD-to-Decimal Decoder
HD74LS42: BCD-to-Decimal Decoder
HD74LS42: BCD-to-Decimal Decoder
BCD-to-Decimal Decoder
REJ03D0409–0300
Rev.3.00
Jul.22.2005
This monolithic decimal decoder consists of eight inverters and ten four-input NAND gates. The inverters are
connected in pairs to make BCD input data available for decoding by NAND gates. Full decoding of valid input logic
ensures that all outputs remain off for all invalid input conditions.
Features
• Ordering Information
Pin Arrangement
0Y 1 16 VCC
0
1Y 2 1 A 15 A
3 2 14
2Y B
3 B Inputs
Outputs 3Y 4 4 13 C
5
4Y 5 C 12 D
6
5Y 6 7 11 9Y
8 D
6Y 7 10 8Y Outputs
9
GND 8 9 7Y
(Top view)
Function Table
BCD input Decimal output
No.
D C B A 0 1 2 3 4 5 6 7 8 9
0 L L L L L H H H H H H H H H
1 L L L H H L H H H H H H H H
2 L L H L H H L H H H H H H H
3 L L H H H H H L H H H H H H
4 L H L L H H H H L H H H H H
5 L H L H H H H H H L H H H H
6 L H H L H H H H H H L H H H
7 L H H H H H H H H H H L H H
8 H L L L H H H H H H H H L H
9 H L L H H H H H H H H H H L
H L H L H H H H H H H H H H
H L H H H H H H H H H H H H
H H L L H H H H H H H H H H
Invalid
H H L H H H H H H H H H H H
H H H L H H H H H H H H H H
H H H H H H H H H H H H H H
H; high level, L; low level
Block Diagram
A 0Y
A
A 1Y
2Y
B 3Y
B
Inputs
B 4Y
Outputs
C 5Y
C
C 6Y
D 7Y
D
D 8Y
9Y
Electrical Characteristics
(Ta = –20 to +75 °C)
Item Symbol min. typ.* max. Unit Condition
VIH 2.0 — — V
Input voltage
VIL — — 0.8 V
VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V,
VOH 2.7 — — V
IOH = –400 µA
Output voltage
— — 0.5 IOL = 8 mA VCC = 4.75 V, VIH = 2 V,
VOL V
— — 0.4 IOL = 4 mA VIL = 0.8 V
IIH — — 20 µA VCC = 5.25 V, VI = 2.7 V
Input current IIL — — –0.4 mA VCC = 5.25 V, VI = 0.4 V
II — — 0.1 mA VCC = 5.25 V, VI = 7 V
Short-circuit output
IOS –20 — –100 mA VCC = 5.25 V
current
Supply current ICC** — 7 13 mA VCC = 5.25 V
Input clamp voltage VIK — — –1.5 V VCC = 4.75 V, IIN = –18 mA
Notes: * VCC = 5 V, Ta = 25°C
** VCC is measured with all outputs and all inputs grounded.
Switching Characteristics
(VCC = 5 V, Ta = 25°C)
Item Symbol min. typ. max. Unit Condition
2 Stage — 15 25
tPLH ns
3 Stage — 20 30
Propagation delay time CL = 15 pF, RL = 2 kΩ
2 Stage — 15 25
tPHL ns
3 Stage — 20 30
Testing Method
Test Circuit
VCC
4.5V 0 RL
1 Output
Waveform
tTLH tTHL
3V
90% 90%
Input 1.3 V 1.3 V
10% 10%
0V
tPLH tPHL
VOH
In phase output 1.3 V 1.3 V
VOL
tPHL tPLH
VOH
Out of phase output 1.3 V 1.3 V
VOL
Note: Input pulse: tTLH ≤ 15 ns, tTHL ≤ 6 ns, PRR = 1 MHz, duty cycle 50%.
Package Dimensions
JEITA Package Code RENESAS Code Previous Code MASS[Typ.]
P-DIP16-6.3x19.2-2.54 PRDP0016AE-B DP-16FV 1.05g
16 9
E
1 8
0.89 b3
A
A1
e 1 7.62
D 19.2 20.32
E 6.3 7.4
L
A 5.06
A1 0.51
b p 0.40 0.48 0.56
e bp θ c
b 3 1.30
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
*1
D DO NOT INCLUDE MOLD FLASH.
F 2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
16 9
bp
HE
E
c
*2
Index mark
Reference Dimension in Millimeters
Symbol
Min Nom Max
Terminal cross section D 10.06 10.5
( Ni/Pd/Au plating ) E 5.50
1 8 A2
e *3
Z bp A1 0.00 0.10 0.20
x M
A 2.20
L1 bp 0.34 0.40 0.46
b1
c 0.15 0.20 0.25
c 1
A
θ 0° 8°
HE 7.50 7.80 8.00
θ e 1.27
y
A1
L x 0.12
y 0.15
Detail F Z 0.80
L 0.50 0.70 0.90
L 1 1.15
*1
NOTE)
D F 1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
16 9 INCLUDE TRIM OFFSET.
bp
HE
E
Index mark
*2
c
Reference Dimension in Millimeters
Symbol
Min Nom Max
Terminal cross section D 9.90 10.30
θ 0° 8°
A
A1
L x 0.25
y y 0.15
Detail F Z 0.635
L 0.40 0.60 1.27
L 1 1.08