Ad7323 PDF

500 kSPS, 4-Channel, Software-Selectable,
True Bipolar Input, 12-Bit Plus Sign ADC

AD7323
FEATURES FUNCTIONAL BLOCK DIAGRAM
12-bit plus sign SAR ADC VDD REFIN/OUT VCC
True bipolar input ranges AD7323

Software-selectable input ranges
±10 V, ±5 V, ±2.5 V, 0 V to +10 V VIN0
2.5V
VREF
500 kSPS throughput rate VIN1 13-BIT
I/P SUCCESSIVE
VIN2 MUX T/H APPROXIMATION
Four analog input channels with channel sequencer VIN3 ADC
Single-ended, true differential, and pseudo differential
analog input capability
High analog input impedance
Low power: 17 mW DOUT
CHANNEL CONTROL LOGIC SCLK
Full power signal bandwidth: 22 MHz SEQUENCER AND REGISTERS CS
Internal 2.5 V reference DIN
High speed serial interface

VDRIVE
Power-down modes
05400-001
16-lead TSSOP package AGND VSS DGND
iCMOS™ process technology Figure 1.
GENERAL DESCRIPTION PRODUCT HIGHLIGHTS

The AD7323 1 is a 4-channel, 12-bit plus sign successive 1. The AD7323 can accept true bipolar analog input signals,
approximation ADC designed on the iCMOS (industrial ±10 V, ±5 V, ±2.5 V, and 0 V to +10 V unipolar signals.
CMOS) process. iCMOS is a process combining high voltage
silicon with submicron CMOS and complementary bipolar 2. The four analog inputs can be configured as four single-
technologies. It enables the development of a wide range of high ended inputs, two true differential input pairs, two pseudo
performance analog ICs capable of 33 V operation in a footprint differential inputs, or three pseudo differential inputs.
that no previous generation of high voltage parts could achieve. 3. 500 kSPS serial interface. SPI®-/QSPI™-/DSP-/MICROWIRE™-
Unlike analog ICs using conventional CMOS processes, iCMOS compatible interface.
components can accept bipolar input signals while providing
increased performance, dramatically reduced power 4. Low power, 17 mW, at a maximum throughput rate of
consumption, and reduced package size. 500 kSPS.
The AD7323 can accept true bipolar analog input signals. The 5. Channel sequencer.
AD7323 has four software selectable input ranges, ±10 V, ±5 V, Table 1. Similar Devices
±2.5 V, and 0 V to +10 V. Each analog input channel can be Device Throughput Number of
independently programmed to one of the four input ranges. Number Rate Number of bits Channels
The analog input channels on the AD7323 can be programmed AD7329 1000 kSPS 12-bit plus sign 8
to be single-ended, true differential, or pseudo differential. AD7328 1000 kSPS 12-bit plus sign 8
AD7327 500 kSPS 12-bit plus sign 8
The ADC contains a 2.5 V internal reference. The AD7323 also
allows for external reference operation. If a 3 V reference is
applied to the REFIN/OUT pin, the AD7323 can accept a true
bipolar ±12 V analog input. Minimum ±12 V VDD and VSS
supplies are required for the ±12 V input range. The ADC has a
high speed serial interface that can operate at throughput rates
1
up to 500 kSPS. Protected by U.S. Patent No. 6,731,232.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 www.analog.com
Trademarks and registered trademarks are the property of their respective owners. Fax: 781.461.3113 ©2006 Analog Devices, Inc. All rights reserved.
AD7323
TABLE OF CONTENTS
Features .............................................................................................. 1 Control Register ......................................................................... 23
Functional Block Diagram .............................................................. 1 Sequence Register....................................................................... 25
General Description ......................................................................... 1 Range Register ............................................................................ 25
Product Highlights ........................................................................... 1 Sequencer Operation ..................................................................... 26
Revision History ............................................................................... 2 Reference ..................................................................................... 28
Specifications..................................................................................... 3 VDRIVE ............................................................................................ 28
Timing Specifications .................................................................. 7 Modes of Operation ....................................................................... 29
Absolute Maximum Ratings............................................................ 8 Normal Mode.............................................................................. 29
ESD Caution.................................................................................. 8 Full Shutdown Mode.................................................................. 29
Pin Configuration and Function Descriptions............................. 9 Autoshutdown Mode ................................................................. 30
Typical Performance Characteristics ........................................... 10 Autostandby Mode..................................................................... 30
Terminology .................................................................................... 14 Power vs. Throughput Rate....................................................... 31
Theory of Operation ...................................................................... 16 Serial Interface ................................................................................ 32
Circuit Information.................................................................... 16 Microprocessor Interfacing........................................................... 33
Converter Operation.................................................................. 16 AD7323 to ADSP-21xx.............................................................. 33
Analog Input Structure.............................................................. 17 AD7323 to ADSP-BF53x ........................................................... 33
Typical Connection Diagram ................................................... 19 Application Hints ........................................................................... 34
Analog Input ............................................................................... 19 Layout and Grounding .............................................................. 34
Driver Amplifier Choice............................................................ 21 Outline Dimensions ....................................................................... 35
Registers ........................................................................................... 22 Ordering Guide .......................................................................... 35
Addressing Registers .................................................................. 22
REVISION HISTORY
1/06—Revision 0: Initial Version
Rev. 0 | Page 2 of 36
AD7323
SPECIFICATIONS
VDD = 12 V to 16.5 V, VSS = −12 V to −16.5 V, VCC = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, VREF = 2.5 V to 3.0 V internal/external,
fSCLK = 10 MHz, fS = 500 kSPS, TA = TMAX to TMIN, unless otherwise noted.
Table 2.
B Version
Parameter 1 Min Typ Max Unit Test Conditions/Comments
DYNAMIC PERFORMANCE FIN = 50 kHz sine wave
Signal-to-Noise Ratio (SNR) 2 76 dB Differential mode, VCC = 4.75 V to 5.25 V
75.5 dB Differential mode, VCC < 4.75 V
72.5 dB Single-ended/pseudo differential mode; ±10 V, ±2.5 V
and ±5 V ranges, VCC = 4.75 V to 5.25 V
72 dB Single-ended/pseudo differential mode ; 0 V to 10 V
VCC = 4.75 V to 5.25 V and all ranges at VCC < 4.75 V
Signal-to-Noise + Distortion 75 dB Differential mode; ±2.5 V and ±5 V ranges
(SINAD)2
74 Differential mode; 0 V to 10 V
76 dB Differential mode; ±10 V range
72 dB Single-ended/pseudo differential mode; ±2.5 V and
±5 V ranges
72.5 dB Single-ended/pseudo differential mode; 0 V to +10 V
and ±10 V ranges
Total Harmonic Distortion (THD)2 −80 dB Differential mode; ±2.5 V and ±5 V ranges
−79 dB Differential mode; 0 V to 10 V ranges
−82 dB Differential mode; ±10 V range
−77 dB Single-ended/pseudo differential mode; ±5 V range
−79 dB Single-ended/pseudo differential mode; ±2.5 V range
−80 dB Single-ended/pseudo differential mode; 0 V to +10 V
and ±10 V ranges
Peak Harmonic or Spurious Noise −81 dB Differential mode; ±2.5 V and ±5 V ranges
(SFDR)2
−80 dB Differential mode; 0 V to 10 V ranges
−82 dB Differential mode; ±10 V ranges
−78 dB Single-ended/pseudo differential mode; ±5 V range
−80 Single-ended/pseudo differential mode; ±2.5 V range
−79 dB Single-ended/pseudo differential mode; 0 V to +10 V
and ±10 V ranges
Intermodulation Distortion (IMD)2 fa = 50 kHz, fb = 30 kHz
Second-Order Terms −88 dB
Third-Order Terms −90 dB
Aperture Delay 3 7 ns
Aperture Jitter3 50 ps
Common-Mode Rejection −79 dB Up to 100 kHz ripple frequency; see Figure 17
(CMRR)2
Channel-to-Channel Isolation2 −72 dB FIN on unselected channels up to 100 kHz; see Figure 14
Full Power Bandwidth 22 MHz At 3 dB
5 MHz At 0.1 dB
AD7323
B Version
DC ACCURACY 4
Resolution 13 Bits
No Missing Codes 12-bit Bits Differential mode
plus sign
11-bit Bits Single-ended/pseudo differential mode
plus sign
Integral Nonlinearity2 ±1.1 LSB Differential mode; VCC = 3 V to 5.25 V, typ for VCC = 2.7 V
±1 LSB Single-ended/pseudo differential mode, VCC = 3 V to
5.25 V, typ for VCC = 2.7 V
−0.7/+1.2 LSB Single-ended/pseudo differential mode
(LSB = FSR/8192)
Differential Nonlinearity2 −0.9/+1.2 LSB Differential mode; guaranteed no missing codes to
13 bits
±0.9 LSB Single-ended mode; guaranteed no missing codes to
12 bits
−0.7/+1 LSB Single-ended/psuedo differential mode
(LSB = FSR/8192)
Offset Error2, 5 −4/+9 LSB Single-ended/pseudo differential mode
−7/+10 LSB Differential mode
Offset Error Match2, 5 ±0.6 LSB Single-ended/pseudo differential mode
±0.5 LSB Differential mode
Gain Error2, 5 ±8 LSB Single-ended/pseudo differential mode
±14 LSB Differential mode
Gain Error Match2, 5 ±0.5 LSB Single-ended/pseudo differential mode
Positive Full-Scale Error2, 6 ±4 LSB Single-ended/pseudo differential mode
Positive Full-Scale Error Match2, 6 ±0.5 LSB Single-ended/pseudo differential mode
Bipolar Zero Error2, 6 ±8.5 LSB Single-ended/pseudo differential mode
Bipolar Zero Error Match2, 6 ±0.5 LSB Single-ended/pseudo differential mode
Negative Full-Scale Error2, 6 ±4 LSB Single-ended/pseudo differential mode
Negative Full-Scale Error Match2, 6 ±0.5 LSB Single-ended/pseudo differential mode
AD7323
B Version
ANALOG INPUT
Input Voltage Ranges Reference = 2.5 V; see Table 6
(Programmed via Range ±10 V VDD = 10 V min, VSS = −10 V min, VCC = 2.7 V to 5.25 V
Register)
±5 V VDD = 5 V min, VSS = −5 V min, VCC = 2.7 V to 5.25 V
±2.5 V VDD = 5 V min, VSS = −5 V min, VCC = 2.7 V to 5.25 V
0 to 10 V VDD = 10 V min, VSS = AGND min, VCC = 2.7 V to 5.25 V
Pseudo Differential VIN(−) VDD = 16.5 V, VSS = −16.5 V, VCC = 5 V; see Figure 40 and
Input Range Figure 41
±3.5 V Reference = 2.5 V; range = ±10 V
±6 V Reference = 2.5 V; range = ±5 V
±5 V Reference = 2.5 V; range = ±2.5 V
+3/−5 V Reference = 2.5 V; range = 0 V to +10 V
DC Leakage Current ±80 nA VIN = VDD or VSS
3 nA Per input channel, VIN = VDD or VSS
Input Capacitance3 13.5 pF When in track, ±10 V range
16.5 pF When in track, ±5 V and 0 V to +10 V ranges
21.5 pF When in track, ±2.5 V range
3 pF When in hold, all ranges
REFERENCE INPUT/OUTPUT
Input Voltage Range 2.5 3 V
Input DC Leakage Current ±1 μA
Input Capacitance 10 pF
Reference Output Voltage 2.5 V
Reference Output Voltage Error ±5 mV
@ 25°C
Reference Output Voltage ±10 mV
TMIN to TMAX
Reference Temperature 25 ppm/°C
Coefficient
3 ppm/°C
Reference Output Impedance 7 Ω
LOGIC INPUTS
Input High Voltage, VINH 2.4 V
Input Low Voltage, VINL 0.8 V VCC = 4.75 V to 5.25 V
0.4 V VCC = 2.7 to 3.6 V
Input Current, IIN ±1 μA VIN = 0 V or VDRIVE
Input Capacitance, CIN3 10 pF
LOGIC OUTPUTS
Output High Voltage, VOH VDRIVE − V ISOURCE = 200 μA
0.2 V
Output Low Voltage, VOL 0.4 V ISINK = 200 μA
Floating-State Leakage Current ±1 μA
Floating-State Output 5 pF
Capacitance3
Output Coding Straight natural binary Coding bit set to 1 in control register
Twos complement Coding bit set to 0 in control register
CONVERSION RATE
Conversion Time 1.6 μs 16 SCLK cycles with SCLK = 10 MHz
Track-and-Hold Acquisition 305 ns Full-scale step input; see the Terminology section
Time2, 3
Throughput Rate 500 kSPS See the Serial Interface section
AD7323
B Version
POWER REQUIREMENTS Digital inputs = 0 V or VDRIVE
VDD 12 16.5 V See Table 6
VSS −12 −16.5 V See Table 6
VCC 2.7 5.25 V See Table 6
VDRIVE 2.7 5.25 V
Normal Mode (Static) 0.9 mA VDD/VSS = ±16.5 V, VCC/VDRIVE = 5.25 V
Normal Mode (Operational) fSAMPLE = 500 kSPS
IDD 180 μA VDD = 16.5 V
ISS 205 μA VSS = −16.5 V
ICC and IDRIVE 2 mA VCC/VDRIVE = 5.25 V
Autostandby Mode (Dynamic) fSAMPLE = 250 kSPS
IDD 100 μA VDD = 16.5 V
ISS 110 μA VSS = −16.5 V
ICC and IDRIVE 0.75 mA VCC/VDRIVE = 5.25 V
Autoshutdown Mode (Static) SCLK on or off
IDD 1 μA VDD = 16.5 V
ISS 1 μA VSS = −16.5 V
ICC and IDRIVE 1 μA VCC/VDRIVE = 5.25 V
Full Shutdown Mode SCLK on or off
IDD 1 μA VDD = 16.5 V
ISS 1 μA VSS = −16.5 V
ICC and IDRIVE 1 μA VCC/VDRIVE = 5.25 V
POWER DISSIPATION
Normal Mode (Operational) 17 mW VDD = 16.5 V, VSS = −16.5 V, VCC = 5.25 V
Full Shutdown Mode 38.25 μW VDD = 16.5 V, VSS = −16.5 V, VCC = 5.25 V
1
Temperature range is −40°C to +85°C.
2
See the Terminology section.
3
Sample tested during initial release to ensure compliance.
4
For dc accuracy specifications, the LSB size for differential mode is FSR/8192. For single-ended mode/pseudo differential mode, the LSB size is FSR/4096, unless
otherwise noted.
5
Unipolar 0 V to 10 V range with straight binary output coding.
6
Bipolar range with twos complement output coding.
AD7323
TIMING SPECIFICATIONS
VDD = 12 V to 16.5 V, VSS = −12 V to −16.5 V, VCC = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, VREF = 2.5 V to 3.0 V internal/external,
TA = TMAX to TMIN. Timing specifications apply with a 32 pF load, unless otherwise noted. 1
Table 3.
Limit at TMIN, TMAX Description
Parameter VCC < 4.75 V VCC = 4.75 V to 5.25 V Unit VDRIVE ≤ VCC
fSCLK 50 50 kHz min
10 10 MHz max
tCONVERT 16 × tSCLK 16 × tSCLK ns max tSCLK = 1/fSCLK
tQUIET 75 60 ns min Minimum time between end of serial read and next falling edge of CS
t1 12 5 ns min Minimum CS pulse width
t2 2 25 20 ns min CS to SCLK set-up time; bipolar input ranges (±10 V, ±5 V, ±2.5 V)
45 35 ns min Unipolar input range (0 V to 10 V)
t3 26 14 ns max Delay from CS until DOUT three-state disabled
t4 57 43 ns max Data access time after SCLK falling edge
t5 0.4 × tSCLK 0.4 × tSCLK ns min SCLK low pulse width
t6 0.4 × tSCLK 0.4 × tSCLK ns min SCLK high pulse width
t7 13 8 ns min SCLK to data valid hold time
t8 40 22 ns max SCLK falling edge to DOUT high impedance
10 9 ns min SCLK falling edge to DOUT high impedance
t9 4 4 ns min DIN set-up time prior to SCLK falling edge
t10 2 2 ns min DIN hold time after SCLK falling edge
tPOWER-UP 750 750 ns max Power-up from autostandby
500 500 μs max Power-up from full shutdown/autoshutdown mode, internal
reference
25 25 μs typ Power-up from full shutdown/autoshutdown mode, external
reference
1
Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDRIVE) and timed from a voltage level of 1.6 V.
2
When using the 0 V to 10 V unipolar range, running at 500 kSPS throughput rate with t2 at 20 ns, the mark space ratio needs to be limited to 50:50.
t1
CS
tCONVERT
t2 t6
SCLK 1 2 3 4 5 13 14 15 16
2 IDENTIFICATION BITS t7 t5 t8
t3 t4 tQUIET
DOUT ADD1 ADD0 SIGN DB11 DB10 DB2 DB1 DB0
THREE- ZERO t10 THREE-STATE
STATE t9
05400-002
REG REG DON’T

DIN WRITE MSB LSB CARE
SEL1 SEL2
Figure 2. Serial Interface Timing Diagram
AD7323
ABSOLUTE MAXIMUM RATINGS

TA = 25°C, unless otherwise noted
Table 4.
Parameter Rating Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
VDD to AGND, DGND −0.3 V to +16.5 V
rating only; functional operation of the device at these or any
VSS to AGND, DGND +0.3 V to −16.5 V
other conditions above those indicated in the operational
VDD to VCC VCC − 0.3 V to 16.5 V
section of this specification is not implied. Exposure to absolute
VCC to AGND, DGND −0.3 V to +7 V
maximum rating conditions for extended periods may affect
VDRIVE to AGND, DGND −0.3 V to +7 V
device reliability.
AGND to DGND −0.3 V to +0.3 V
Analog Input Voltage to AGND 1 VSS − 0.3 V to VDD + 0.3 V
Digital Input Voltage to DGND −0.3 V to +7 V
Digital Output Voltage to GND −0.3 V to VDRIVE + 0.3 V
REFIN to AGND −0.3 V to VCC + 0.3 V
Input Current to Any Pin ±10 mA
Except Supplies 2
Operating Temperature Range −40°C to +85°C
Storage Temperature Range −65°C to +150°C
Junction Temperature 150°C
TSSOP Package
θJA Thermal Impedance 150°C/W
θJC Thermal Impedance 27.6°C/W
Pb-Free Temperature, Soldering
Reflow 260(0)°C
ESD 2.5 kV
1
If the analog inputs are driven from alternative VDD and VSS supply circuitry,
Schottky diodes should be placed in series with the AD7323’s VDD and VSS
supplies.
2
Transient currents of up to 100 mA do not cause SCR latch-up.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
AD7323
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

CS 1 16 SCLK
DIN 2 15 DGND
DGND 3 14 DOUT
AD7323
AGND 4 TOP VIEW 13 VDRIVE
(Not to Scale)
REFIN/OUT 5 12 VCC
VSS 6 11 VDD
VIN0 7 10 VIN2
05400-003
VIN1 8 9 VIN3
Figure 3. TSSOP Pin Configuration
Table 5. Pin Function Descriptions

Pin No. Mnemonic Description
1 CS Chip Select. Active low logic input. This input provides the dual function of initiating conversions on
the AD7323 and frames the serial data transfer.
2 DIN Data In. Data to be written to the on-chip registers is provided on this input and is clocked into the
register on the falling edge of SCLK (see the Registers section).
3, 15 DGND Digital Ground. Ground reference point for all digital circuitry on the AD7323. The DGND and AGND
voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a
transient basis.
4 AGND Analog Ground. Ground reference point for all analog circuitry on the AD7323. All analog input signals
and any external reference signal should be referred to this AGND voltage. The AGND and DGND
voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a
transient basis.
5 REFIN/OUT Reference Input/Reference Output. The on-chip reference is available on this pin for use external to the
AD7323. The nominal internal reference voltage is 2.5 V, which appears at this pin. A 680 nF capacitor
should be placed on the reference pin (see the Reference section). Alternatively, the internal reference
can be disabled and an external reference applied to this input. On power-up, the external reference
mode is the default condition.
6 VSS Negative Power Supply Voltage. This is the negative supply voltage for the analog input section.
7, 8, 10, 9 VIN0 to VIN3 Analog Input 0 to Analog Input 3. The analog inputs are multiplexed into the on-chip track-and-hold.
The analog input channel for conversion is selected by programming the Channel Address Bit ADD1
and Bit ADD0 in the control register. The inputs can be configured as four single-ended inputs, two true
differential input pairs, two pseudo differential inputs, or three pseudo differential inputs. The config-
uration of the analog inputs is selected by programming the mode bits, Bit Mode 1 and Bit Mode 0, in
the control register. The input range on each input channel is controlled by programming the range
register. Input ranges of ±10 V, ±5 V, ±2.5 V, and 0 V to +10 V can be selected on each analog input
channel when a +2.5 V reference voltage is used (see the Registers section).
11 VDD Positive Power Supply Voltage. This is the positive supply voltage for the analog input section.
12 VCC Analog Supply Voltage, 2.7 V to 5.25 V. This is the supply voltage for the ADC core on the AD7323.
This supply should be decoupled to AGND.
13 VDRIVE Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface
operates. This pin should be decoupled to DGND. The voltage at this pin may be different to that at VCC,
but it should not exceed VCC by more than 0.3 V.
14 DOUT Serial Data Output. The conversion output data is supplied to this pin as a serial data stream. The bits
are clocked out on the falling edge of the SCLK input, and 16 SCLKs are required to access the data. The
data stream consists of a leading ZERO, two channel identification bits, the sign bit, and 12 bits of
conversion data. The data is provided MSB first (see the Serial Interface section).
16 SCLK Serial Clock, Logic Input. A serial clock input provides the SCLK used for accessing the data from the
AD7323. This clock is also used as the clock source for the conversion process.
AD7323
TYPICAL PERFORMANCE CHARACTERISTICS

0 1.0
4096 POINT FFT VCC = VDRIVE = 5V INT/EXT 2.5V REFERENCE
VCC = VDRIVE = 5V 0.8 TA = 25°C ±10V RANGE
–20 VDD, VSS = ±15V VDD, VSS = ±15V +INL = +0.55LSB
TA = 25°C 0.6 –INL = –0.68LSB
INT/EXT 2.5V REFERENCE
–40 ±10V RANGE 0.4
INL ERROR (LSB)

FIN = 50kHz
SNR = 77.30dB 0.2
–60
SNR (dB)
SINAD = 76.85dB
THD = –86.96dB 0
SFDR = –88.22dB
–80 –0.2
–0.4
–100
–0.6
–120
–0.8
–140 –1.0
0 1024 2048 3072 4096 5120 6144 7168 8192
05400-007
05400-004
0 50 100 150 200 250 512 1536 2560 3584 4608 5632 6656 7680
FREQUENCY (kHz) CODE
Figure 4. FFT True Differential Mode Figure 7. Typical INL True Differential Mode
1.0
0
4096 POINT FFT 0.8
VCC = VDRIVE = 5V
–20 VDD, VSS = ±15V 0.6
TA = 25°C
INT/EXT 2.5V REFERENCE 0.4
DNL ERROR (LSB)
–40 ±10V RANGE

FIN = 50kHz 0.2
SNR = 74.67dB
–60
SNR (dB)
SINAD = 74.03dB 0
THD = –82.68dB
SFDR = –85.40dB –0.2
–80
–0.4
–100
–0.6 VCC = VDRIVE = 5V ±10V RANGE
TA = 25°C +DNL = +0.79LSB
–0.8 VDD, VSS = ±15V –DNL = –0.38LSB
–120
–1.0
0 1024 2048 3072 4096 5120 6144 7168 8192
05400-043
–140 512 1536 2560 3584 4608 5632 6656 7680
05400-005
0 50 100 150 200 250

CODE
FREQUENCY (kHz)
Figure 5. FFT Single-Ended Mode Figure 8. Typical DNL Single-Ended Mode
1.0
1.0
0.8
0.8
0.6
0.6
0.4
0.4
INL ERROR (LSB)
DNL ERROR (LSB)
0.2
0.2
0
0
–0.2
–0.2
VCC = VDRIVE = 5V
VCC = VDRIVE = 5V –0.4
–0.4 TA = 25°C
TA = 25°C
VDD, VSS = ±15V
VDD, VSS = ±15V –0.6
–0.6 INT/EXT 2.5V REFERENCE
±10V RANGE
±10V RANGE –0.8
–0.8 +INL = +0.87LSB
+DNL = +0.72LSB
–INL = –0.49LSB
–DNL = –0.22LSB –1.0
–1.0 0 1024 2048 3072 4096 5120 6144 7168 8192
05400-044
0 1024 2048 3072 4096 5120 6144 7168 8192 512 1536 2560 3584 4608 5632 6656 7680
05400-006
512 1536 2560 3584 4608 5632 6656 7680 CODE

CODE
Figure 6. Typical DNL True Differential Mode Figure 9. Typical INL Single-Ended Mode
AD7323
–50 80
VCC = VDRIVE = 3V ±5V DIFF
–55 VDD/VSS = ±12V ±2.5V DIFF
TA = 25°C
75
–60 fS = 500kSPS ±5V SE
INTERNAL REFERENCE 0V TO +10V SE
–65 ±2.5V SE
±10V SE 70
±10V DIFF
–70
SINAD (dB)
THD (dB)
±10V DIFF 0V TO +10V DIFF

±10V SE
–75 65
0V TO +10V DIFF
0V TO +10V SE
–80
±5V SE
±5V DIFF 60
–85
±2.5V DIFF VCC = VDRIVE = 5V
–90 VDD/VSS = ±12V
55
±2.5V SE TA = 25°C
–95 fS = 500kSPS
INTERNAL REFERENCE
–100 50
05400-060
05400-063
10 100 1000 10 100 1000
ANALOG INPUT FREQUENCY (kHz) ANALOG INPUT FREQUENCY (kHz)
Figure 10. THD vs. Analog Input Frequency for Single-Ended (SE) and True Figure 13. SINAD vs. Analog Input Frequency for Single-Ended (SE) and True
Differential Mode (Diff) at 3 V VCC Differential Mode (Diff) at 5 V VCC
–50 –50
VCC = VDRIVE = 5V
–55 VDD/VSS = ±12V
CHANNEL-TO-CHANNEL ISOLATION (dB)

–55
TA = 25°C
–60 fS = 500kSPS 0V TO +10V SE VCC = 3V
–60
INTERNAL REFERENCE
VCC = 5V
–65
±10V SE –65
–70 ±10V DIFF
THD (dB)
–70
–75
0V TO +10V DIFF –75
–80
±5V SE
–80
–85
VDD/VSS = ±12V
±5V DIFF –85 SINGLE-ENDED MODE
–90
fS = 500kSPS
±2.5V SE –90 TA = 25°C
–95 50kHz ON SELECTED CHANNEL
±2.5V DIFF
–100 –95
05400-012
0 100 200 300 400 500 600
05400-061
10 100 1000
ANALOG INPUT FREQUENCY (kHz) FREQUENCY OF INPUT NOISE (kHz)
Figure 11. THD vs. Analog Input Frequency for Single-Ended (SE) and True Figure 14. Channel-to-Channel Isolation
Differential Mode (Diff) at 5 V VCC
80 10k
9469
±5V DIFF VCC = 5V
9k VDD/VSS = ±12V
±2.5V DIFF
RANGE = ±10V
75 ±5V SE 8k 10k SAMPLES
NUMBER OF OCCURRENCES
±2.5V SE TA = 25°C
0V TO +10V DIFF 7k
70
±10V DIFF
6k
SINAD (dB)
±10V SE
65 5k
0V TO +10V SE 4k
60
3k
VCC = VDRIVE = 3V
VDD/VSS = ±12V 2k
55 TA = 25°C
fS = 500kSPS 1k
INTERNAL REFERENCE 228 303
0 0
50 0
05400-013
–2 –1 0 1 2
05400-062
10 100 1000
ANALOG INPUT FREQUENCY (kHz) CODE
Figure 12.SINAD vs. Analog Input Frequency for Single-Ended (SE) and True Figure 15. Histogram of Codes, True Differential Mode
Differential Mode (Diff) at 3 V VCC
AD7323
8k 2.0
7600
VCC = 5V
VDD/VSS = ±12V 1.5
7k
RANGE = ±10V
10k SAMPLES
1.0
NUMBER OF OCCURENCES
6k TA = 25°C
INL ERROR (LSB)

5k 0.5
4k 0 INL = 500kSPS
3k –0.5
2k –1.0
1201 1165
±5V RANGE
–1.5 VCC = VDRIVE = 5V
1k INTERNAL REFERENCE
0 23 11 0 SINGLE-ENDED MODE
0 –2.0
5 7 9 11 13 15 17 19
05400-050
05400-014
–3 –2 –1 0 1 2 3
CODE ±VDD/VSS SUPPLY VOLTAGE (V)
Figure 16. Histogram of Codes, Single-Ended Mode Figure 19. INL Error vs. Supply Voltage at 500 kSPS
–50 –50
100mV p-p SINE WAVE ON EACH SUPPLY
–55 –55 NO DECOUPLING
SINGLE-ENDED MODE
–60 fS = 500kSPS
–60
VCC = 5V
–65 –65
–70 VCC = 3V
–70 VCC = 5V
PSRR (dB)
CMRR (dB)
–75 –75
VDD = 12V
–80 VCC = 3V –80
–85 DIFFERENTIAL MODE –85

VSS = –12V
FIN = 50kHz
–90 VDD/VSS = ±12V –90
fS = 500kSPS
–95 TA = 25°C –95
–100 –100
05400-054
0 200 400 600 800 1000 1200
05400-055
0 200 400 600 800 1000 1200

RIPPLE FREQUENCY (kHz) SUPPLY RIPPLE FREQUENCY (kHz)
Figure 17. CMRR vs. Common-Mode Ripple Frequency Figure 20. PSRR vs. Supply Ripple Frequency Without Supply Decoupling
2.0 –50
VCC = VDRIVE = 5V
–55 VDD/VSS = ±12V
1.5 TA = 25°C
±10V RANGE
–60 INTERNAL REF RIN = 4000Ω
1.0 RANGE = ±10V AND ±2.5V RIN = 3000Ω
–65 fS = 500kSPS RIN = 2000Ω
DNL ERROR (LSB)
DIFFERENTIAL MODE RIN = 1000Ω

0.5 RIN = 100Ω
–70 RIN = 12Ω
THD (dB)
DNL = 500kSPS
0 –75
±2.5V RANGE
–80 RIN = 9000Ω
–0.5
RIN = 5500Ω
–85 RIN = 2000Ω
–1.0 RIN = 100Ω
RIN = 12Ω
±5V RANGE –90
–1.5 VCC = VDRIVE = 5V
INTERNAL REFERENCE –95
SINGLE-ENDED MODE
–2.0 –100
05400-064
5 7 9 11 13 15 17 19 10 100 1000
05400-049
±VDD/VSS SUPPLY VOLTAGE (V) INPUT FREQUENCY (kHz)
Figure 18. DNL Error vs. Supply Voltage at 500 kSPS Figure 21. THD vs. Analog Input Frequency for Various Source Impedances,
True Differential Mode
AD7323
–50
VCC = VDRIVE = +5V
–55 VDD/VSS = ±12V
TA = 25°C
±10V RANGE
–60 INTERNAL REF RIN = 4000Ω
RANGE = ±10V AND ±2.5V RIN = 2000Ω
–65 fS = 500kSPS RIN = 1000Ω
SINGLE-ENDED MODE RIN = 100Ω
RIN = 50Ω
–70
THD (dB)
–75 ±2.5V RANGE

RIN = 4700Ω
–80 RIN = 3000Ω
RIN = 1000Ω
–85 RIN = 100Ω
RIN = 50Ω
–90
–95
–100
05400-065
10 100 1000
INPUT FREQUENCY (kHz)
Figure 22. THD vs. Analog Input Frequency for Various Source Impedances,
Single-Ended Mode
AD7323
TERMINOLOGY
Differential Nonlinearity Negative Full-Scale Error
This is the difference between the measured and the ideal 1 LSB This applies when using twos complement output coding and
change between any two adjacent codes in the ADC. any of the bipolar analog input ranges. This is the deviation of
the first code transition (10 ... 000) to (10 ... 001) from the ideal
Integral Nonlinearity (that is, −4 × VREF + 1 LSB, −2 × VREF + 1 LSB, −VREF + 1 LSB)
This is the maximum deviation from a straight line passing after adjusting for the bipolar zero code error.
through the endpoints of the ADC transfer function. The
endpoints of the transfer function are zero scale (a point 1 LSB Negative Full-Scale Error Match
below the first code transition) and full scale (a point 1 LSB This is the difference in negative full-scale error between any
above the last code transition). two input channels.
Offset Code Error Track-and-Hold Acquisition Time

This applies to straight binary output coding. It is the deviation The track-and-hold amplifier returns into track mode after the
of the first code transition (00 ... 000) to (00 ... 001) from the 14th SCLK rising edge. Track-and-hold acquisition time is the
ideal, that is, AGND + 1 LSB. time required for the output of the track-and-hold amplifier to
reach its final value, within ±½ LSB, after the end of a
Offset Error Match conversion. For the ±2.5 V range, the specified acquisition time
This is the difference in offset error between any two input is the time required for the track-and-hold amplifier to settle to
channels. within ±1 LSB.
Gain Error Signal to (Noise + Distortion) Ratio
This applies to straight binary output coding. It is the deviation This is the measured ratio of signal to (noise + distortion) at the
of the last code transition (111 ... 110) to (111 ... 111) from the output of the A/D converter. The signal is the rms amplitude of
ideal (that is, 4 × VREF − 1 LSB, 2 × VREF − 1 LSB, VREF −1 LSB) the fundamental. Noise is the sum of all non-fundamental signals
after adjusting for the offset error. up to half the sampling frequency (fS/2), excluding dc. The ratio
Gain Error Match is dependent on the number of quantization levels in the digi-
This is the difference in gain error between any two input tization process. The more levels, the smaller the quantization
channels. noise. Theoretically, the signal to (noise + distortion) ratio for
an ideal N-bit converter with a sine wave input is given by
Bipolar Zero Code Error Signal to (Noise + Distortion) = (6.02 N + 1.76) dB
This applies when using twos complement output coding and a
bipolar analog input. It is the deviation of the midscale For a 13-bit converter, this is 80.02 dB.
transition (all 1s to all 0s) from the ideal input voltage, that is, Total Harmonic Distortion
AGND − 1 LSB. Total harmonic distortion (THD) is the ratio of the rms sum of
Bipolar Zero Code Error Match harmonics to the fundamental. For the AD7323 it is defined as
This refers to the difference in bipolar zero code error between V2 2 + V3 2 + V 4 2 + V5 2 + V6 2
any two input channels. THD(dB) = 20 log
V1
Positive Full-Scale Error where V1 is the rms amplitude of the fundamental, and V2, V3,
This applies when using twos complement output coding and V4, V5, and V6 are the rms amplitudes of the second through the
any of the bipolar analog input ranges. It is the deviation of the sixth harmonics.
last code transition (011 ... 110) to (011 ... 111) from the ideal
(4 × VREF − 1 LSB, 2 × VREF − 1 LSB, VREF − 1 LSB) after adjusting Peak Harmonic or Spurious Noise
for the bipolar zero code error. Peak harmonic or spurious noise is defined as the ratio of the
rms value of the next largest component in the ADC output
Positive Full-Scale Error Match spectrum (up to fS/2, excluding dc) to the rms value of the
This is the difference in positive full-scale error between any fundamental. Normally, the value of this specification is
two input channels. determined by the largest harmonic in the spectrum, but for
ADCs where the harmonics are buried in the noise floor, the
largest harmonic could be a noise peak.
AD7323
Channel-to-Channel Isolation terms are usually at a frequency close to the input frequencies.
Channel-to-channel isolation is a measure of the level of As a result, the second- and third-order terms are specified
crosstalk between any two channels. It is measured by applying a separately. The calculation of the intermodulation distortion is
full-scale, 100 kHz sine wave signal to all unselected input channels per the THD specification, where it is the ratio of the rms sum
and determining the degree to which the signal attenuates in the of the individual distortion products to the rms amplitude of
selected channel with a 50 kHz signal. Figure 14 shows the worst- the sum of the fundamentals expressed in decibels.
case across all eight channels for the AD7323. The analog input PSR (Power Supply Rejection)
range is programmed to be the same on all channels. Variations in power supply affect the full-scale transition but
Intermodulation Distortion not the linearity of the converter. Power supply rejection is the
With inputs consisting of sine waves at two frequencies, fa and maximum change in the full-scale transition point due to a
fb, any active device with nonlinearities creates distortion change in power supply voltage from the nominal value (see the
products at sum and difference frequencies of mfa ± nfb, where Typical Performance Characteristics section).
m, n = 0, 1, 2, 3, and so on. Intermodulation distortion terms CMRR (Common-Mode Rejection Ratio)
are those for which neither m nor n are equal to 0. For example, CMRR is defined as the ratio of the power in the ADC output at
the second-order terms include (fa + fb) and (fa − fb), whereas full-scale frequency, f, to the power of a 100 mV sine wave
the third-order terms include (2fa + fb), (2fa − fb), (fa + 2fb), applied to the common-mode voltage of the VIN+ and VIN−
and (fa − 2fb). frequency, fS, as
The AD7323 is tested using the CCIF standard where two input CMRR (dB) = 10 log (Pf/PfS)
frequencies near the top end of the input bandwidth are used.
In this case, the second-order terms are usually distanced in where Pf is the power at frequency f in the ADC output, and PfS
frequency from the original sine waves, whereas the third-order is the power at frequency fS in the ADC output (see Figure 17).
AD7323
THEORY OF OPERATION
CIRCUIT INFORMATION The analog inputs can be configured as four single-ended
The AD7323 is a fast, 4-channel, 12-bit plus sign, bipolar input, inputs, two true differential inputs, two pseudo differential
serial A/D converter. The AD7323 can accept bipolar input inputs, or three pseudo differential inputs. Selection can be
ranges that include ±10 V, ±5 V, and ±2.5 V; it can also accept a made by programming the mode bits, Mode 0 and Mode 1, in
0 V to +10 V unipolar input range. A different analog input the control register.
range can be programmed on each analog input channel via the The serial clock input accesses data from the part and provides
on-chip registers. The AD7323 has a high speed serial interface the clock source for the successive approximation ADC. The
that can operate at throughput rates up to 500 kSPS. AD7323 has an on-chip 2.5 V reference. However, the AD7323
The AD7323 requires VDD and VSS dual supplies for the high voltage can also work with an external reference. On power-up, the
analog input structures. These supplies must be equal to or greater external reference operation is the default option. If the internal
than the largest analog input range selected. See Table 6 for the reference is the preferred option, the user must write to the
requirements of these supplies for each analog input range. The reference bit in the control register to select the internal
AD7323 requires a low voltage 2.7 V to 5.25 V VCC supply to reference operation.
power the ADC core. The AD7323 also features power-down options to allow power
Table 6. Reference and Supply Requirements for Each savings between conversions. The power-down modes are
Analog Input Range selected by programming the on-chip control register, as
Full- described in the Modes of Operation section.
Selected Scale
Analog Input CONVERTER OPERATION
Input Range Reference Range AVCC Minimum The AD7323 is a successive approximation analog-to-digital
(V) Voltage (V) (V) (V) VDD/VSS (V)
converter built around two capacitive DACs. Figure 23 and
±10 2.5 ±10 3/5 ±10
Figure 24 show simplified schematics of the ADC in single-
3.0 ±12 3/5 ±12
ended mode during the acquisition and conversion phases,
±5 2.5 ±5 3/5 ±5
respectively. Figure 25 and Figure 26 show simplified
3.0 ±6 3/5 ±6 schematics of the ADC in differential mode during acquisition
±2.5 2.5 ±2.5 3/5 ±5 and conversion phases, respectively. The ADC is composed of
3.0 ±3 3/5 ±5 control logic, a SAR, and capacitive DACs. In Figure 23 (the
0 to +10 2.5 0 to +10 3/5 +10/AGND acquisition phase), SW2 is closed and SW1 is in Position A, the
3.0 0 to +12 3/5 +12/AGND comparator is held in a balanced condition, and the sampling
It may be necessary to decrease the throughput rate when the capacitor array acquires the signal on the input.
AD7323 is configured with the minimum VDD and VSS supplies
CAPACITIVE
in order to meet the performance specifications (see the Typical DAC
Performance Characteristics section). Figure 31 shows the CS COMPARATOR
B
change in THD as the VDD and VSS supplies are reduced. For ac VIN0
A SW1 CONTROL
performance at the maximum throughput rate, the THD SW2
LOGIC
05400-017
degrades slightly as VDD and VSS are reduced. It might therefore be AGND
necessary to reduce the throughput rate when using minimum Figure 23. ADC Acquisition Phase (Single-Ended)
VDD and VSS supplies so that there is less degradation of THD
and the specified performance can be maintained. The When the ADC starts a conversion (Figure 24), SW2 opens and
degradation is due to an increase in the on resistance of the SW1 moves to Position B, causing the comparator to become
input multiplexer when the VDD and VSS supplies are reduced. unbalanced. The control logic and the charge redistribution
Figure 18 and Figure 19 show the change in INL and DNL as DAC are used to add and subtract fixed amounts of charge from
the VDD and VSS voltages are varied. For dc performance when the capacitive DAC to bring the comparator back into a
operating at the maximum throughput rate, as the VDD and VSS balanced condition. When the comparator is rebalanced, the
supply voltages are reduced, the typical INL and DNL error conversion is complete. The control logic generates the ADC
remains constant. output code.
AD7323
CAPACITIVE The ideal transfer characteristic for the AD7323 when twos
DAC
complement coding is selected is shown in Figure 27. The ideal
CS COMPARATOR
B transfer characteristic for the AD7323 when straight binary
VIN0
A SW1 SW2 CONTROL coding is selected is shown in Figure 28.
LOGIC
05400-018
AGND
011...111
Figure 24. ADC Conversion Phase (Single-Ended) 011...110
Figure 25 shows the differential configuration during the
ADC CODE
000...001
acquisition phase. For the conversion phase, SW3 opens and 000...000
SW1 and SW2 move to Position B (see Figure 26). The output 111...111
impedances of the source driving the VIN+ and VIN− pins must
match; otherwise, the two inputs have different settling times, 100...010
100...001
resulting in errors. 100...000
–FSR/2 + 1LSB AGND – 1LSB +FSR/2 – 1LSB BIPOLAR RANGES
05400-021
AGND + 1LSB +FSR – 1LSB UNIPOLAR RANGE
CAPACITIVE
ANALOG INPUT
DAC
COMPARATOR Figure 27. Twos Complement Transfer Characteristic
B CS
VIN+
A SW1 CONTROL
SW3
A SW2 LOGIC 111...111
VIN–
B CS 111...110
ADC CODE
05400-019
VREF
CAPACITIVE
DAC 111...000
Figure 25. ADC Differential Configuration During Acquisition Phase 011...111
CAPACITIVE 000...010
DAC 000...001
COMPARATOR 000...000
B CS
–FSR/2 + 1LSB +FSR/2 – 1LSB BIPOLAR RANGES
05400-022
VIN+ AGND + 1LSB +FSR – 1LSB UNIPOLAR RANGE
A SW1 CONTROL
SW3 ANALOG INPUT
A SW2 LOGIC
VIN–
B CS
Figure 28. Straight Binary Transfer Characteristic
05400-020
VREF ANALOG INPUT STRUCTURE

CAPACITIVE
DAC
The analog inputs of the AD7323 can be configured as single-
Figure 26. ADC Differential Configuration During Conversion Phase
ended, true differential, or pseudo differential via the control
Output Coding register mode bits (see Table 9). The AD7323 can accept true
The AD7323 default output coding is set to twos complement. bipolar input signals. On power-up, the analog inputs operate as
The output coding is controlled by the coding bit in the control four single-ended analog input channels. If true differential or
register. To change the output coding to straight binary coding, pseudo differential is required, a write to the control register is
the coding bit in the control register must be set. When necessary after power-up to change this configuration.
operating in sequence mode, the output coding for each Figure 29 shows the equivalent analog input circuit of the
channel in the sequence is the value written to the coding bit AD7323 in single-ended mode. Figure 30 shows the equivalent
during the last write to the control register. analog input structure in differential mode. The two diodes
Transfer Functions provide ESD protection for the analog inputs.
The designed code transitions occur at successive integer VDD
LSB values (that is, 1 LSB, 2 LSB, and so on). The LSB size is D
R1 C2
dependent on the analog input range selected. VIN0
C1 D
Table 7. LSB Sizes for Each Analog Input Range
05400-023
Input Range Full-Scale Range/8192 Codes LSB Size VSS
±10 V 20 V 2.441 mV Figure 29. Equivalent Analog Input Circuit (Single-Ended)

±5 V 10 V 1.22 mV
±2.5 V 5V 0.61 mV
0 V to +10 V 10 V 1.22 mV
AD7323
VDD
The AD7323 enters track mode on the 14th SCLK rising edge.
D C2 When running the AD7323 at a throughput rate of 1 MSPS with
R1
VIN+
a 10 MHz SCLK signal, the ADC has approximately
C1 D
1.5 SCLK + t8 + tQUIET
VSS
to acquire the analog input signal. The ADC goes back into
VDD
hold mode on the CS falling edge.
D C2
R1 As the VDD/VSS supply voltage is reduced, the on resistance of
VIN–
C1 D the input multiplexer increases. Therefore, based on the
05400-024
equation for tACQ, it is necessary to increase the amount of
VSS
acquisition time provided to the AD7323, and hence decrease
Figure 30. Equivalent Analog Input Circuit (Differential)
the overall throughput rate. Figure 31 shows that as the VDD and
Care should be taken to ensure that the analog input does not VSS supplies are reduced, the specified THD performance
exceed the VDD and VSS supply rails by more than 300 mV. degrades slightly. If the throughput rate is reduced when
Exceeding this value causes the diodes to become forward operating with the minimum VDD and VSS supplies, the specified
biased and to start conducting into either the VDD supply rail or THD performance is maintained.
VSS supply rail. These diodes can conduct up to 10 mA without –75
VCC = VDRIVE = 5V
causing irreversible damage to the part. INTERNAL REFERENCE
TA = 25°C
FIN = 10kHz
In Figure 29and Figure 30, Capacitor C1 is typically 4 pF and –80 ±5V RANGE
SE MODE
can primarily be attributed to pin capacitance. Resistor R1 is a
lumped component made up of the on resistance of the input
THD (dB)
multiplexer and the track-and-hold switch. Capacitor C2 is the –85

sampling capacitor; its capacitance varies depending on the
analog input range selected (see the Specifications section).
–90
Track-and-Hold Section
500kSPS
The track-and-hold on the analog input of the AD7323 allows
the ADC to accurately convert an input sine wave of full-scale –95
5 7 9 11 13 15 17 19
05400-051
amplitude to 13-bit accuracy. The input bandwidth of the track-
±VDD/VSS SUPPLIES (V)
and-hold is greater than the Nyquist rate of the ADC. The
AD7323 can handle frequencies up to 22 MHz. Figure 31. THD vs. ±VDD/VSS Supply Voltage at 500 kSPS
The track-and-hold enters its tracking mode on the 14th SCLK Unlike other bipolar ADCs, the AD7323 does not have a
rising edge after the CS falling edge. The time required to resistive analog input structure. On the AD7323, the bipolar
acquire an input signal depends on how quickly the sampling analog signal is sampled directly onto the sampling capacitor.
capacitor is charged. With 0 source impedance, 305 ns is This gives the AD7323 high analog input impedance. An
sufficient to acquire the signal to the 13-bit level. The approximation for the analog input impedance can be
acquisition time required is calculated using the following calculated from the following formula:
formula: Z = 1/(fS × CS)
tACQ = 10 × ((RSOURCE + R) C)
where fS is the sampling frequency, and CS is the sampling
where C is the sampling capacitance and R is the resistance seen capacitor value.
by the track-and-hold amplifier looking back on the input. For
CS depends on the analog input range chosen (see the
the AD7323, the value of R includes the on resistance of the
Specifications section). When operating at 500 kSPS, the analog
input multiplexer and is typically 300 Ω. RSOURCE should include
input impedance is typically 145 kΩ for the ±10 V range. As the
any extra source impedance on the analog input.
sampling frequency is reduced, the analog input impedance
further increases. As the analog input impedance increases, the
current required to drive the analog input therefore decreases.
AD7323
V+ 5V
TYPICAL CONNECTION DIAGRAM
Figure 32 shows a typical connection diagram for the AD7323. AGND
VIN+ VDD VCC
In this configuration, the AGND pin is connected to the analog
ground plane of the system, and the DGND pin is connected to AD73231
the digital ground plane of the system. The analog inputs on the VSS
AD7323 can be configured to operate in single-ended, true
differential, or pseudo differential mode. The AD7323 can operate
with either an internal or external reference. In Figure 32, the
V–
05400-026
AD7323 is configured to operate with the internal 2.5 V reference.
1ADDITIONAL PINS OMITTED FOR CLARITY.
A 680 nF decoupling capacitor is required when operating with
the internal reference. Figure 33. Single-Ended Mode Typical Connection Diagram
The VCC pin can be connected to either a 3 V supply voltage or a True Differential Mode
5 V supply voltage. The VDD and VSS are the dual supplies for the The AD7323 can have a total of two true differential analog
high voltage analog input structures. The voltage on these pins input pairs. Differential signals have some benefits over single-
must be equal to or greater than the highest analog input range ended signals, including better noise immunity based on the
selected on the analog input channels (see Table 6). The VDRIVE device’s common-mode rejection and improvements in
pin is connected to the supply voltage of the microprocessor. distortion performance. Figure 34 defines the configuration of
The voltage applied to the VDRIVE input controls the voltage of the true differential analog inputs of the AD7323.
the serial interface. VDRIVE can be set to 3 V or 5 V.
VIN+
+15V VCC + 2.7V TO 5.25V
+ +
0.1µF 10µF 10µF 0.1µF AD73231
VIN–
VDD1 VCC
+3V SUPPLY
05400-027
VDRIVE
10µF + 0.1µF 1ADDITIONAL PINS OMITTED FOR CLARITY.
AD7323
Figure 34. True Differential Inputs
CS
VIN0 DOUT
µC/µP
ANALOG INPUTS
±10V, ±5V, ±2.5V
VIN1 SCLK The amplitude of the differential signal is the difference
0V TO +10V VIN2 DIN
VIN3
between the signals applied to the VIN+ and VIN− pins in
each differential pair (VIN+ − VIN−). VIN+ and VIN− should
DGND
SERIAL
INTERFACE
be simultaneously driven by two signals each of amplitude
REFIN/OUT
680nF
AGND
±4 × VREF (depending on the input range selected) that
VSS1
are 180° out of phase. Assuming the ±4 × VREF mode, the
–15V
amplitude of the differential signal is −20 V to +20 V p-p
0.1µF 10µF 1MINIMUM
VDD AND VSS SUPPLY VOLTAGES
(2 × 4 × VREF), regardless of the common mode.
05400-025
+
DEPEND ON THE HIGHEST ANALOG INPUT
RANGE SELECTED.
Figure 32. Typical Connection Diagram The common mode is the average of the two signals
(VIN+ + VIN−)/2
ANALOG INPUT
Single-Ended Inputs and is therefore the voltage on which the two input signals are
The AD7323 has a total of four analog inputs when operating centered.
the AD7323 in single-ended mode. Each analog input can be
This voltage is set up externally, and its range varies with
independently programmed to one of the four analog input
reference voltage. As the reference voltage increases, the
ranges. In applications where the signal source is high
common-mode range decreases. When driving the differential
impedance, it is recommended to buffer the signal before
inputs with an amplifier, the actual common-mode range is
applying it to the ADC analog inputs. Figure 33 shows the
determined by the amplifier’s output swing. If the differential
configuration of the AD7323 in single-ended mode.
inputs are not driven from an amplifier, the common-mode
range is determined by the supply voltage on the VDD supply pin
and the VSS supply pin.
When a conversion takes place, the common mode is rejected,

resulting in a noise-free signal of amplitude −2 × (4 × VREF) to
+2 × (4 × VREF) corresponding to Digital Codes −4096 to +4095.
AD7323
5 8
±5V RANGE
4 ±5V RANGE
6 ±10V ±2.5V
±5V RANGE RANGE RANGE
3 ±2.5V
RANGE 4
2
±10V
RANGE
VCOM RANGE (V)
VCOM RANGE (V)

1 2
0
0
–1 ±10V
RANGE ±2.5V
–2 RANGE –2
±10V
–3 RANGE
–4
±5V RANGE
–4
VCC = 3V –6
–5 VCC = 5V ±2.5V
VREF = 3V RANGE
VREF = 2.5V
05400-045
05400-048
–6 –8
±16.5V VDD/VSS ±12V VDD/VSS ±16.5V VDD/VSS ±12V VDD/VSS
Figure 35. Common-Mode Range for VCC = 3 V and REFIN/OUT = 3 V Figure 38. Common-Mode Range for VCC = 5 V and REFIN/OUT = 2.5 V
8
Pseudo Differential Inputs
±5V RANGE ±5V RANGE The AD7323 can have two pseudo differential pairs or three
6
pseudo differential inputs referenced to a common VIN− pin.
±2.5V ±2.5V
4
RANGE RANGE The VIN+ inputs are coupled to the signal source and must have
±10V
VCOM RANGE (V)
RANGE an amplitude within the selected range for that channel as

2
programmed in the range register. A dc input is applied to the
±10V VIN− pin. The voltage applied to this input provides an offset for
RANGE
0
the VIN+ input from ground or a pseudo ground. Pseudo
differential inputs separate the analog input signal ground from
–2
the ADC ground, allowing cancellation of dc common-mode
VCC = 5V voltages.
VREF = 3V
05400-046
–4
±16.5V VDD/VSS ±12V VDD/VSS
When a conversion takes place, the pseudo ground corresponds
to Code −4096 and the maximum amplitude corresponds to
Figure 36. Common-Mode Range for VCC = 5 V and REFIN/OUT = 3 V
Code +4095.
6
V+ 5V
4
±5V RANGE ±5V RANGE
2 VIN+ VDD VCC

VCOM RANGE (V)
AD73231
0
VIN– VSS
–2
±2.5V ±10V
RANGE RANGE
±10V ±2.5V
–4 RANGE RANGE
V–
05400-028
–6 1ADDITIONAL PINS OMITTED FOR CLARITY.

VCC = 3V
VREF = 2.5V Figure 39. Pseudo Differential Inputs
05400-047
–8
Figure 40 and Figure 41 show the typical voltage range on the
Figure 37. Common-Mode Range for VCC = 3 V and REFIN/OUT = 2.5 V
VIN− pin for the different analog input ranges when configured
in the pseudo differential mode.
For example, when the AD7324 is configured to operate in

pseudo differential mode and the ±5 V range is selected with
±16.5 V VDD/VSS supplies and 5 V VCC, the voltage on the VIN−
pin can vary from −6.5 V to +6.5 V.
AD7323
8
The driver amplifier must be able to settle for a full-scale step
±5V RANGE ±5V RANGE
6 ±2.5V to a 13-bit level, 0.0122%, in less than the specified acquisition
RANGE ±2.5V
±10V RANGE time of the AD7323. An op amp such as the AD8021 meets this
4 RANGE
requirement when operating in single-ended mode. The AD8021
2 needs an external compensating NPO type of capacitor. The
AD8022 can also be used in high frequency applications where
0
a dual version is required. For lower frequency applications, op
–2 amps such as the AD797, AD845, and AD8610 can be used with
±10V
RANGE the AD7323 in single-ended mode configuration.
–4
0V TO +10V 0V TO +10V Differential operation requires that VIN+ and VIN− be

–6
VCC = 5V RANGE RANGE
VREF = 2.5V
simultaneously driven with two signals of equal amplitude that
05400-039
–8 are 180° out of phase. The common mode must be set up
externally to the AD7323. The common-mode range is
Figure 40. Pseudo Input Range with VCC = 5 V
determined by the REFIN/OUT voltage, the VCC supply voltage,
4
±5V RANGE
and the particular amplifier used to drive the analog inputs.
±5V RANGE ±2.5V
Differential mode with either an ac input or a dc input provides
2 RANGE the best THD performance over a wide frequency range. Because
not all applications have a signal preconditioned for differential
0
operation, there is often a need to perform the single-ended-to-
differential conversion.
–2
±10V
RANGE This single-ended-to-differential conversion can be performed
±2.5V
–4 ±10V RANGE using an op amp pair. Typical connection diagrams for an op
RANGE
amp pair are shown in Figure 42 and Figure 43. In Figure 42,
0V TO +10V 0V TO +10V
–6 RANGE RANGE the common-mode signal is applied to the noninverting input
VCC = 3V
VREF = 2.5V of the second amplifier.
05400-040
–8
1.5kΩ
Figure 41. Pseudo Input Range with VCC = 3 V 3kΩ AD845

VIN
V+
DRIVER AMPLIFIER CHOICE
In applications where the harmonic distortion and signal-to- 1.5kΩ
1.5kΩ
noise ratio are critical specifications, the analog input of the
1.5kΩ
AD7323 should be driven from a low impedance source. Large
source impedances significantly affect the ac performance of the
V–
ADC and can necessitate the use of an input buffer amplifier. 10kΩ
VCOM AD845
05400-029
20kΩ
When no amplifier is used to drive the analog input, the source
impedance should be limited to low values. The maximum Figure 42. Single-Ended-to-Differential Configuration with the AD845
source impedance depends on the amount of THD that can be
442Ω
tolerated in the application. The THD increases as the source
impedance increases and performance degrades. Figure 21 and 442Ω AD8021
VIN
Figure 22 show graphs of the THD vs. the analog input
V+
frequency for various source impedances. Depending on the
input range and analog input configuration selected, the 442Ω
AD7323 can handle source impedances of up to 5.5 kΩ before
442Ω
the THD starts to degrade.
442Ω
Due to the programmable nature of the analog inputs on the 442Ω

AD7323, the choice of op amp used to drive the inputs is a
function of the particular application and depends on the input V–
configuration and the analog input voltage ranges selected. AD8021

05400-030
100Ω
Figure 43. Single-Ended-to-Differential Configuration with the AD8021
AD7323
REGISTERS
The AD7323 has three programmable registers: the control register, sequence register, and range register. These registers are write-only
registers.
ADDRESSING REGISTERS
A serial transfer on the AD7323 consists of 16 SCLK cycles. The three MSBs on the DIN line during the 16 SCLK transfer are decoded to
determine which register is addressed. The three MSBs consist of the write bit, Register Select 1 bit, and Register Select 2 bit. The register
select bits are used to determine which of the three on-board registers is selected. The write bit determines if the data on the DIN line
following the register select bits loads into the addressed register. If the write bit is 1, the bits load into the register addressed by the
register select bits. If the write bit is 0, the data on the DIN line does not load into any register.
Table 8. Decoding Register Select Bits and Write Bit
Write Register Select 1 Register Select 2 Description
0 0 0 Data on the DIN line during this serial transfer is ignored.
1 0 0 This combination selects the control register. The subsequent 12 bits are loaded into
the control register.
1 0 1 This combination selects the range register. The subsequent 8 bits are loaded into the
range register.
1 1 1 This combination selects the sequence register. The subsequent 4 bits are loaded into
the sequence register.
AD7323
CONTROL REGISTER
The control register is used to select the analog input channel, analog input configuration, reference, coding, and power mode. The
control register is a write-only, 12-bit register. Data loaded on the DIN line corresponds to the AD7323 configuration for the next
conversion. If the sequence register is being used, data should be loaded into the control register after the range register and the sequence
register have been initialized. The bit functions of the control register are shown in Table 9 (the power-up status of all bits is 0).
MSB LSB
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Write Register Select 1 Register Select 2 ZERO ADD1 ADD0 Mode 1 Mode 0 PM1 PM0 Coding Ref Seq1 Seq2 ZERO 0
Table 9. Control Register Details

Bit Mnemonic Description
12, 1 ZERO A 0 should be written to these bits.
11, 10 ADD1, ADD0 These two channel address bits are used to select the analog input channel for the next conversion if the
sequencer is not being used. If the sequencer is being used, the two channel address bits are used to
select the final channel in a consecutive sequence.
9, 8 Mode 1, Mode 0 These two mode bits are used to select the configuration of the four analog input pins, VIN0 to VIN3. These
pins are used in conjunction with the channel address bits. On the AD7323, the analog inputs can be
configured as four single-ended inputs, two true differential input pairs, two pseudo differential inputs, or
three pseudo differential inputs (see Table 10).
7, 6 PM1, PM0 The power management bits are used to select different power mode options on the AD7323 (see Table 11).
5 Coding This bit is used to select the type of output coding the AD7323 uses for the next conversion result. If
coding = 0, the output coding is twos complement. If coding = 1, the output coding is straight binary.
When operating in sequence mode, the output coding for each channel is the value written to the coding
bit during the last write to the control register.
4 Ref The reference bit is used to enable or disable the internal reference. If Ref = 0, the external reference is
enabled and used for the next conversion, and the internal reference is disabled. If Ref = 1, the internal
reference is used for the next conversion. When operating in sequence mode, the reference used for each
channel is the value written to the Ref bit during the last write to the control register.
3, 2 Seq1, Seq2 The Sequence 1 and Sequence 2 bits are used to control the operation of the sequencer (see Table 12).
The four analog input channels can be configured as four single-ended analog inputs, two true differential input pairs, two pseudo
differential inputs, or three pseudo differential inputs.
Table 10. Analog Input Configuration Selection
Mode 1 = 1, Mode 0 = 1 Mode 1 = 1, Mode 0 = 0 Mode 1 = 0, Mode 0 =1 Mode 1 = 0, Mode 0 = 0
Channel Address Bits 3 Pseudo Differential I/Ps 2 Fully Differential I/Ps 2 Pseudo Differential I/Ps 4 Single-Ended I/Ps
ADD1 ADD0 VIN+ VIN− VIN+ VIN− VIN+ VIN− VIN+ VIN−
0 0 VIN0 VIN3 VIN0 VIN1 VIN0 VIN1 VIN0 AGND
1 1 Not allowed VIN2 VIN3 VIN2 VIN3 VIN3 AGND
AD7323
Table 11. Power Mode Selection
PM1 PM0 Description
1 1 Full Shutdown Mode. In this mode, all internal circuitry on the AD7323 is powered down. Information in the control register
is retained when the AD7323 is in full shutdown mode.
1 0 Autoshutdown Mode. The AD7323 enters autoshutdown on the 15th SCLK rising edge when the control register is updated.
All internal circuitry is powered down in autoshutdown.
0 1 Autostandby Mode. In this mode, all internal circuitry is powered down, excluding the internal reference. The AD7323 enters
autostandby mode on the 15th SCLK rising edge after the control register is updated.
0 0 Normal Mode. All internal circuitry is powered up at all times.
Table 12. Sequencer Selection

Seq1 Seq2 Description
0 0 The channel sequencer is not used. The analog channel, selected by programming the ADD1 bit and ADD0 bit in the
control register, selects the next channel for conversion.
0 1 Uses the sequence of channels previously programmed into the sequence register for conversion. The AD7323 starts
converting on the lowest channel in the sequence. The channels are converted in ascending order. If uninterrupted, the
AD7323 keeps converting the sequence. The range for each channel defaults to the range previously written into the range
register.
1 0 Used in conjunction with the channel address bits in the control register. This allows continuous conversions on a
consecutive sequence of channels, from Channel 0 through a final channel selected by the channel address bits in the
control register. The range for each channel defaults to the range previously written into the range register.
1 1 The channel sequencer is not used. The analog channel, selected by programming the ADD1 bit and ADD0 bit in the
control register, selects the next channel for conversion.
AD7323
SEQUENCE REGISTER
The sequence register on the AD7323 is a 4-bit, write-only register. Each of the four analog input channels has one corresponding bit in
the sequence register. To select a channel for inclusion in the sequence, set the corresponding channel bit to 1 in the sequence register.
MSB LSB
16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Write Register Select 1 Register Select 2 VIN0 VIN1 VIN2 VIN3 0 0 0 0 0 0 0 0 0
RANGE REGISTER
The range register is used to select one analog input range per analog input channel. It is an 8-bit, write-only register with two dedicated
range bits for each of the analog input channels from Channel 0 to Channel 3. There are four analog input ranges, ±10 V, ±5 V, ±2.5 V, and
0 V to +10 V. A write to the range register is selected by setting the write bit to 1 and the register select bits to 0 and 1. After the initial write to
the range register occurs, each time an analog input is selected, the AD7323 automatically configures the analog input to the appropriate
range, as indicated by the range register. The ±10 V input range is selected by default on each analog input channel (see Table 13).
MSB LSB
16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Write Register Select 1 Register Select 2 VIN0A VIN0B VIN1A VIN1B VIN2A VIN2B VIN3A VIN3B 0 0 0 0 0
Table 13. Range Selection

VINxA VINxB Description
0 0 This combination selects the ± 10 V input range on VINx.
0 1 This combination selects the ±5 V input range on VINx.
1 0 This combination selects the ± 2.5 V input range on VINx.
1 1 This combination selects the 0 V to +10 V input range on VINx.
AD7323
SEQUENCER OPERATION
POWER ON.
CS
DIN: WRITE TO RANGE REGISTER TO SELECT THE RANGE

FOR EACH ANALOG INPUT CHANNEL.
DOUT: CONVERSION RESULT FROM CHANNEL 0, ±10V

RANGE, SINGLE-ENDED MODE.
CS
DIN: WRITE TO SEQUENCE REGISTER TO SELECT THE

ANALOG INPUT CHANNELS TO BE INCLUDED IN
THE SEQUENCE.
DOUT: CONVERSION RESULT FROM CHANNEL 0,

SINGLE-ENDED MODE, RANGE SELECTED IN
RANGE REGISTER.
CS
DIN: WRITE TO CONTROL REGISTER TO START THE

SEQUENCE, Seq1 = 0, Seq2 = 1.

SINGLE-ENDED MODE, RANGE SELECTED IN
RANGE REGISTER.
CS
DIN: TIE DIN LOW/WRITE BIT = 0 TO CONTINUE TO CONVERT

THROUGH THE SEQUENCE OF CHANNELS.
CS
DOUT: CONVERSION RESULT FROM FIRST CHANNEL IN
THE SEQUENCE. DIN TIED LOW/WRITE BIT = 0.
DIN: WRITE TO CONTROL
REGISTER TO STOP THE
SEQUENCE, Seq1 = 0, Seq2 = 0. CONTINUOUSLY CONVERT
STOPPING
A SEQUENCE. ON THE SELECTED SEQUENCE
DOUT: CONVERSION RESULT OF CHANNELS.
FROM CHANNEL IN SEQUENCE.
SELECTING A NEW SEQUENCE.
CS
DIN: WRITE TO SEQUENCE REGISTER TO SELECT THE

NEW SEQUENCE.
DOUT: CONVERSION RESULT FROM CHANNEL X IN

THE FIRST SEQUENCE.
05400-031
Figure 44. Programmable Sequence Flowchart
The AD7323 can be configured to automatically cycle through This initial serial transfer is only necessary if input ranges other
a number of selected channels using the on-chip sequence than the default ranges are required. After the analog input
register with the Seq1 bit and the Seq2 bit in the control register. ranges are configured, a write to the sequence register is
Figure 44 shows how to program the AD7323 register to necessary to select the channels to be included in the sequence.
operate in sequence mode. Once the channels for the sequence have been selected, the
sequence can be initiated by writing to the control register and
After power-up, all of the three on-chip registers contain default setting the Seq1 = 0 and Seq2 = 1. The AD7323 continues to
values. Each analog input has a default input range of ±10 V. If convert the selected sequence without interruption provided
different analog input ranges are required, a write to the range that the sequence register remains unchanged, and Seq1 = 0 and
register is required. This is shown in the first serial transfer of Seq2 = 1 in the control register.
Figure 44.
AD7323
If a change to the range register is required during a sequence, it Once the control register is configured to operate the AD7323
is necessary to first stop the sequence by writing to the control in this mode, the DIN line can be held low, or the write bit can
register and setting Seq1 to 0 and Seq2 to 0. Next, the write to be set to 0. To return to traditional multichannel operation, a
the range register should be completed to change the required write to the control register to set Seq1 to 0 and Seq2 to 0 is
range. The previously selected sequence can be initiated again necessary.
by writing to the control register and setting Seq1 to 0 and Seq2
to 1. The ADC converts on the first channel in the sequence. When Seq1 and Seq2 are both set to 0, or when both are set
to 1, the AD7323 is configured to operate in traditional multi-
The AD7323 can be configured to convert a sequence of channel mode, where a write to Channel Address Bit ADD1 to
consecutive channels (see Figure 45). This sequence begins by Bit ADD0 in the control register selects the next channel for
converting on Channel 0 and ends with a final channel as conversion.
selected by Bit ADD1 to Bit ADD0 in the control register. In
this configuration, there is no need for a write to the sequence
register. To operate the AD7323 in this mode, set Seq1 to 1 and
Seq2 to 0, and then select the final channel in the sequence by
programming Bit ADD1 to Bit ADD0 in the control register.
POWER ON.
CS
DIN: WRITE TO RANGE REGISTER TO SELECT THE RANGE

FOR ANALOG INPUT CHANNELS.
DOUT: CONVERSION RESULT FROM CHANNEL 0, ±10V

RANGE, SINGLE-ENDED MODE.
CS
DIN: WRITE TO CONTROL REGISTER TO SELECT THE FINAL

CHANNEL IN THE CONSECUTIVE SEQUENCE, SET Seq1 = 1
AND Seq2 = 0. SELECT OUTPUT CODING FOR SEQUENCE.

RANGE SELECTED IN RANGE REGISTER,
SINGLE-ENDED MODE.
CS
DIN: WRITE BIT = 0 OR DIN LINE HELD LOW TO CONTINUE

TO CONVERT THROUGH THE SEQUENCE OF
CONSECUTIVE CHANNELS.

RANGE SELECTED IN RANGE REGISTER.
CS
DIN: WRITE BIT = 0 OR DIN LINE HELD LOW TO CONTINUE

THROUGH SEQUENCE OF CONSECUTIVE CHANNELS.

RANGE SELECTED IN RANGE REGISTER. DIN TIED LOW/WRITE BIT = 0.
CONTINUOUSLY CONVERT
STOPPING ON CONSECUTIVE SEQUENCE
A SEQUENCE. OF CHANNELS.
CS
DIN: WRITE TO CONTROL

REGISTER TO STOP THE
SEQUENCE, Seq1 = 0, Seq2 = 0.
DOUT: CONVERSION RESULT

05400-032
FROM CHANNEL IN SEQUENCE.
Figure 45. Flowchart for Consecutive Sequence of Channels
AD7323
REFERENCE conversion result from the first initial conversion is invalid. The
reference buffer requires 500 μs to power up and charge the
The AD7323 can operate with either the internal 2.5 V on-chip 680 nF decoupling capacitor during the power-up time.
reference or an externally applied reference. The internal
reference is selected by setting the Ref bit in the control register The AD7323 is specified for a 2.5 V to 3 V reference range.
to 1. On power-up, the Ref bit is 0, which selects the external When a 3 V reference is selected, the ranges are ±12 V, ±6 V,
reference for the AD7323 conversion. Suitable reference sources ±3 V, and 0 V to +12 V. For these ranges, the VDD and VSS supply
for the AD7323 include AD780, AD1582, ADR431, REF193, must be equal to or greater than the maximum analog input
and ADR391. range selected (see Table 6).
The internal reference circuitry consists of a 2.5 V band gap VDRIVE

reference and a reference buffer. When operating the AD7323 The AD7323 has a VDRIVE feature to control the voltage at which
in internal reference mode, the 2.5 V internal reference is available the serial interface operates. VDRIVE allows the ADC to easily
at the REFIN/OUT pin, which should be decoupled to AGND interface to both 3 V and 5 V processors. For example, if the
using a 680 nF capacitor. It is recommended that the internal AD7323 is operated with a VCC of 5 V, the VDRIVE pin can be
reference be buffered before applying it elsewhere in the system. powered from a 3 V supply. This allows the AD7323 to accept
The internal reference is capable of sourcing up to 90 μA. large bipolar input signals with low voltage digital processing.
On power-up, if the internal reference operation is required for
the ADC conversion, a write to the control register is necessary
to set the Ref bit to 1. During the control register write, the
AD7323
MODES OF OPERATION
The AD7323 has several modes of operation that are designed The AD7323 remains fully powered up at the end of the
to provide flexible power management options. These options conversion if both PM1 and PM0 contain 0 in the control
can be chosen to optimize the power dissipation/throughput register.
rate ratio for different application requirements. The mode of
operation of the AD7323 is controlled by the power management To complete the conversion and access the conversion result,
bits, Bit PM1 and Bit PM0, in the control register as shown in 16 serial clock cycles are required. At the end of the conversion,
Table 11. The default mode is normal mode, where all internal CS can idle either high or low until the next conversion.
circuitry is fully powered up.
Once the data transfer is complete, another conversion can be
NORMAL MODE initiated after the quiet time, tQUIET, has elapsed.
(PM1 = PM0 = 0) FULL SHUTDOWN MODE
This mode is intended for the fastest throughput rate performance (PM1 = PM0 = 1)
with the AD7323 being fully powered up at all times. Figure 46
In this mode, all internal circuitry on the AD7323 is powered
shows the general operation of the AD7323 in normal mode.
down. The part retains information in the registers during full
The conversion is initiated on the falling edge of CS, and the shutdown. The AD7323 remains in full shutdown mode until
track-and-hold section enters hold mode, as described in the the power management bits, Bit PM1 and Bit PM0, in the
Serial Interface section. Data on the DIN line during the 16 SCLK control register are changed.
transfer is loaded into one of the on-chip registers if the write A write to the control register with PM1 = 1 and PM0 = 1 places
bit is set. The register is selected by programming the register the part into full shutdown mode. The AD7323 enters full shut-
select bits (see Table 8). down mode on the 15th SCLK rising edge once the control register
is updated.
CS
1 16 If a write to the control register occurs while the part is in full

SCLK shutdown mode with the power management bits, Bit PM1 and
Bit PM0, set to 0 (normal mode), the part begins to power up
LEADING ZERO, 2 CHANNEL I.D. BITS, SIGN BIT +
DOUT
CONVERSION RESULT on the 15th SCLK rising edge once the control register is
updated. Figure 47 shows how the AD7323 is configured to exit
05400-035
DIN DATA INTO CONTROL/SEQUENCE/RANGE REGISTER

full shutdown mode. To ensure the AD7323 is fully powered up,
Figure 46. Normal Mode tPOWER-UP should elapse before the next CS falling edge.
THE PART IS FULLY POWERED UP

ONCE tPOWER-UP HAS ELAPSED
PART IS IN FULL
SHUTDOWN
PART BEGINS TO POWER UP ON THE 15TH
SCLK RISING EDGE AS PM1 = PM0 = 0 tPOWER-UP
CS
1 16 1 16
SCLK
SDATA INVALID DATA CHANNEL IDENTIFIER BITS + CONVERSION RESULT
DIN DATA INTO CONTROL REGISTER DATA INTO CONTROL REGISTER

05400-041
CONTROL REGISTER IS LOADED ON THE FIRST 15 CLOCKS, TO KEEP THE PART IN NORMAL MODE, LOAD PM1 = PM0 = 0
PM1 = 0, PM0 = 0 IN CONTROL REGISTER
Figure 47. Exiting Full Shutdown Mode
AD7323
AUTOSHUTDOWN MODE As is the case with autoshutdown mode, the AD7323 enters
(PM1 = 1, PM0 = 0) standby on the 15th SCLK rising edge once the control register is
updated (see Figure 48). The part retains information in the
Once the autoshutdown mode is selected, the AD7323 auto- registers during standby. The AD7323 remains in standby until
matically enters shutdown on the 15th SCLK rising edge. In it receives a CS rising edge. The ADC begins to power up on the
autoshutdown mode, all internal circuitry is powered down. CS rising edge. On the CS rising edge, the track-and-hold, which
The AD7323 retains information in the registers during was in hold mode while the part was in standby, returns to track.
autoshutdown. The track-and-hold is in hold mode during
autoshutdown. On the rising CS edge, the track-and-hold, The power-up time from standby is 700 ns. The user should
which was in hold during shutdown, returns to track as the ensure that 700 ns have elapsed before bringing CS low to attempt
AD7323 begins to power up. The power-up from autoshutdown a valid conversion. Once this valid conversion is complete, the
is 500 μs. AD7323 again returns to standby on the 15th SCLK rising edge.
The CS signal must remain low to keep the part in standby mode.
When the control register is programmed to transition to
autoshutdown mode, it does so on the 15th SCLK rising edge. Figure 48 shows the part entering autoshutdown mode. The
Figure 48 shows the part entering autoshutdown mode. The sequence of events is the same when entering autostandby mode.
AD7323 automatically begins to power up on the CS rising In Figure 48, the power management bits are configured for
edge. The tPOWER-UP is required before a valid conversion, initiated autoshutdown. For autostandby mode, the power management
by bringing the CS signal low, can take place. Once this valid bits, PM1 and PM0, should be set to 0 and 1, respectively.
conversion is complete, the AD7323 powers down again on the
15th SCLK rising edge. The CS signal must remain low again to
keep the part in autoshutdown mode.
AUTOSTANDBY MODE
(PM1 = 0, PM0 =1)
In autostandby mode, portions of the AD7323 are powered

down, but the on-chip reference remains powered up. The
reference bit in the control register should be 1 to ensure that
the on-chip reference is enabled. This mode is similar to auto-
shutdown but allows the AD7323 to power up much faster,
which allows faster throughput rates.
PART BEGINS TO POWER THE PART IS FULLY POWERED UP

UP ON CS RISING EDGE ONCE tPOWER-UP HAS ELAPSED
PART ENTERS SHUTDOWN MODE tPOWER-UP

ON THE 15TH RISING SCLK EDGE
CS AS PM1 = 1, PM0 = 0
1 15 16 1 15 16
SCLK
SDATA VALID DATA VALID DATA
DIN DATA INTO CONTROL REGISTER DATA INTO CONTROL REGISTER

05400-042
CONTROL REGISTER IS LOADED ON THE FIRST 15 CLOCKS,

PM1 = 1, PM0 = 0
Figure 48. Entering Autoshutdown/Autostandby Mode
AD7323
POWER VS. THROUGHPUT RATE
20
The power consumption of the AD7323 varies with throughput VCC = 5V
18 VDD/VSS = ±12V
rate. The static power consumed by the AD7323 is very low, and TA = 25°C
significant power savings can be achieved as the throughput 16 INTERNAL REFERENCE
rate is reduced. Figure 49 and Figure 50 shows the power vs.
AVERAGE POWER (mW)

14
throughput rate for the AD7323 at a VCC of 3 V and 5 V, 12
respectively. Both plots clearly show that the average power
10
consumed by the AD7323 is greatly reduced as the sample
8
frequency is reduced. This is true whether a fixed SCLK value is
used or if it is scaled with the sampling frequency. Figure 49 and 6
VARIABLE SCLK
Figure 50 show the power consumption when operating in 4
normal mode for a variable SCLK that scales with the sampling 2
frequency.
0
05400-053
0 100 200 300 400 500
12
VCC = 3V THROUGHPUT RATE (kSPS)
VDD/VSS = ±12V
TA = 25°C Figure 50. Power vs. Throughput Rate with 5 V VCC
10 INTERNAL REFERENCE
AVERAGE POWER (mW)
4 VARIABLE SCLK
0
05400-052
0 100 200 300 400 500

THROUGHPUT RATE (kSPS)
Figure 49. Power vs. Throughput Rate with 3 V VCC
AD7323
SERIAL INTERFACE
Figure 51 shows the timing diagram for the serial interface of Data is clocked into the AD7323 on the SCLK falling edge. The
the AD7323. The serial clock applied to the SCLK pin provides three MSBs on the DIN line are decoded to select which register
the conversion clock and controls the transfer of information to is being addressed. The control register is a 12-bit register. If the
and from the AD7323 during a conversion. control register is addressed by the three MSBs, the data on the
DIN line is loaded into the control on the 15th SCLK falling
The CS signal initiates the data transfer and the conversion edge. If the sequence register or the range register is addressed,
process. The falling edge of CS puts the track-and-hold into the data on the DIN line is loaded into the addressed register on
hold mode and takes the bus out of three-state. Then the analog the 11th SCLK falling edge.
input signal is sampled. Once the conversion is initiated, it
requires 16 SCLK cycles to complete. Conversion data is clocked out of the AD7323 on each SCLK
falling edge. Data on the DOUT line consists of a ZERO bit, two
The track-and-hold goes back into track mode on the 14th SCLK channel identifier bits, a sign bit, and a 12-bit conversion result.
rising edge. On the 16th SCLK falling edge, the DOUT line returns The channel identifier bits are used to indicate which channel
to three-state. If the rising edge of CS occurs before 16 SCLK corresponds to the conversion result. The ZERO bit is clocked
cycles have elapsed, the conversion is terminated, and the out on the CS falling edge, and the ADD1 bit is clocked out on
DOUT line returns to three-state. Depending on where the CS the first SCLK falling edge.
signal is brought high, the addressed register may be updated.
t1
CS
tCONVERT
t2 t6
SCLK 1 2 3 4 5 13 14 15 16
2 IDENTIFICATION BITS t7 t5 t8
t3 t4 tQUIET
DOUT ADD1 ADD0 SIGN DB11 DB10 DB2 DB1 DB0
THREE- ZERO t10 THREE-STATE
STATE t9
05400-036
WRITE REG REG MSB LSB DON’T
DIN SEL1 SEL2 CARE
Figure 51. Serial Interface Timing Diagram (Control Register Write)
AD7323
MICROPROCESSOR INTERFACING
The serial interface on the AD7323 allows the part to be directly The frequency of the serial clock is set in the SCLKDIV register.
connected to a range of different microprocessors. This section When the instruction to transmit with TFS is given (AX0 = TX0),
explains how to interface the AD7323 with some common the state of the serial clock is checked. The DSP waits until the
microcontroller and DSP serial interface protocols. SCLK has gone high, low, and high again before starting the
transmission. If the timer and SCLK are chosen so that the
AD7323 TO ADSP-21xx instruction to transmit occurs on or near the rising edge of SCLK,
The ADSP-21xx family of DSPs interface directly to the AD7323 data can be transmitted immediately or at the next clock edge.
without requiring glue logic. The VDRIVE pin of the AD7323 takes
the same supply voltage as that of the ADSP-21xx. This allows For example, the ADSP-2111 has a master clock frequency of
the ADC to operate at a higher supply voltage than its serial 16 MHz. If the SCLKDIV register is loaded with the value 3, an
interface. The SPORT0 on the ADSP-21xx should be configured SCLK of 2 MHz is obtained, and eight master clock periods elapse
as shown in Table 14. for every one SCLK period. If the timer registers are loaded with
the value 803, 100.5 SCLKs occur between interrupts and, sub-
Table 14. SPORT0 Control Register Setup sequently, between transmit instructions. This situation leads to
Setting Description nonequidistant sampling because the transmit instruction occurs
TFSW = RFSW = 1 Alternative framing on an SCLK edge. If the number of SCLKs between interrupts is
INVRFS = INVTFS = 1 Active low frame signal an integer of N, equidistant sampling is implemented by the DSP.
DTYPE = 00 Right justify data
SLEN = 1111 16-bit data-word AD7323 TO ADSP-BF53x
ISCLK = 1 Internal serial clock The ADSP-BF53x family of DSPs interfaces directly to the
TFSR = RFSR = 1 Frame every word AD7323 without requiring glue logic, as shown in Figure 53.
IRFS = 0 The SPORT0 Receive Configuration 1 register should be set up
ITFS = 1 as outlined in Table 15.
The connection diagram is shown in Figure 52. The ADSP-21xx
has TFS0 and RFS0 tied together. TFS0 is set as an output, and AD73231 ADSP-BF53x1
RFS0 is set as an input. The DSP operates in alternative framing SCLK RSCLK0
mode, and the SPORT0 control register is set up as described in
CS RFS0
Table 14. The frame synchronization signal generated on the TFS
is tied to CS, and, as with all signal processing applications, requires DIN DT0
equidistant sampling. However, as in this example, the timer
DOUT DR0
interrupt is used to control the sampling rate of the ADC, and VDRIVE
under certain conditions equidistant sampling cannot be achieved.
AD73231 ADSP-21xx1
05400-038
VDD
SCLK SCLK0 1ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 53. Interfacing the AD7323 to the ADSP-BF53x

CS TFS0
RFS0 Table 15. SPORT0 Receive Configuration 1 Register
DIN DT0 Setting Description
DOUT DR0 RCKFE = 1 Sample data with falling edge of RSCLK
VDRIVE LRFS = 1 Active low frame signal
RFSR = 1 Frame every word
IRFS = 1 Internal RFS used
05400-037
VDD RLSBIT = 0 Receive MSB first

1ADDITIONAL PINS OMITTED FOR CLARITY.
RDTYPE = 00 Zero fill
Figure 52. Interfacing the AD7323 to the ADSP-21xx IRCLK = 1 Internal receive clock
RSPEN = 1 Receive enable
The timer registers are loaded with a value that provides an
SLEN = 1111 16-bit data-word
interrupt at the required sampling interval. When an interrupt
TFSR = RFSR = 1
is received, a value is transmitted with TFS/DT (ADC control
word). The TFS is used to control the RFS, and hence the
reading of data.
AD7323
APPLICATION HINTS
LAYOUT AND GROUNDING To avoid radiating noise to other sections of the board, com-
The printed circuit board that houses the AD7323 should be ponents, such as clocks, with fast switching signals should be
designed so that the analog and digital sections are confined to shielded with digital ground and never run near the analog inputs.
certain areas of the board. This design facilitates the use of Avoid crossover of digital and analog signals. To reduce the effects
ground planes that can easily be separated. of feedthrough within the board, traces should be run at right
angles to each other. A microstrip technique is the best method,
To provide optimum shielding for ground planes, a minimum but its use may not be possible with a double-sided board. In
etch technique is generally best. All AGND pins on the AD7323 this technique, the component side of the board is dedicated to
should be connected to the AGND plane. Digital and analog ground planes, and signals are placed on the other side.
ground pins should be joined in only one place. If the AD7323
is in a system where multiple devices require an AGND and Good decoupling is also important. All analog supplies should
DGND connection, the connection should still be made at only be decoupled with 10 μF tantalum capacitors in parallel with
one point. A star point should be established as close as possible 0.1 μF capacitors to AGND. To achieve the best results from
to the ground pins on the AD7323. these decoupling components, they must be placed as close as
possible to the device, ideally right up against the device. The
Good connections should be made to the power and ground 0.1 μF capacitors should have a low effective series resistance
planes. This can be done with a single via or multiple vias for (ESR) and low effective series inductance (ESI), such as is
each supply and ground pin. typical of common ceramic and surface mount types of
capacitors. These low ESR, low ESI capacitors provide a low
Avoid running digital lines under the AD7323 device because
impedance path to ground at high frequencies to handle
this couples noise onto the die. However, the analog ground transient currents due to internal logic switching.
plane should be allowed to run under the AD7323 to avoid
noise coupling. The power supply lines to the AD7323 device
should use as large a trace as possible to provide low impedance
paths and reduce the effects of glitches on the power supply line.
AD7323
OUTLINE DIMENSIONS
5.10
5.00
4.90
16 9
4.50
6.40
4.40 BSC
4.30
1 8
PIN 1
1.20
MAX
0.15 0.20
0.05 0.09 0.75
0.30 8° 0.60
0.65 0.19 0° 0.45
BSC SEATING
PLANE
COPLANARITY
0.10
COMPLIANT TO JEDEC STANDARDS MO-153-AB
Figure 54. 16-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-16)
Dimensions show in millimeters
ORDERING GUIDE
Model Temperature Range Package Description Package Option
AD7323BRUZ 1 –40°C to +85°C 16-Lead TSSOP RU-16
AD7323BRUZ-REEL1 –40°C to +85°C 16-Lead TSSOP RU-16
AD7323BRUZ-REEL71 –40°C to +85°C 16-Lead TSSOP RU-16
EVAL-AD7323CB 2 Evaluation Board
EVAL-CONTROL BRD2 3 Controller Board
1
Z = Pb-free part.
2
This can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL board for evaluation/demonstration purposes.
3
This board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators. To order a complete
evaluation kit, the particular ADC evaluation board (for example, EVAL-AD7323CB), the EVAL-CONTROL BRD2, and a 12 V transformer must be ordered. See the relevant
evaluation board technical note for more information.
AD7323
NOTES
©2006 Analog Devices, Inc. All rights reserved. Trademarks and

registered trademarks are the property of their respective owners.
D05400–0–1/06(0)

Ad7323 PDF

Uploaded by

Copyright:

Available Formats

Ad7323 PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Ad7323 PDF

Uploaded by

Copyright:

Available Formats

500 kSPS, 4-Channel, Software-Selectable,

True Bipolar Input, 12-Bit Plus Sign ADC

True bipolar input ranges AD7323

High speed serial interface

iCMOS™ process technology Figure 1.

GENERAL DESCRIPTION PRODUCT HIGHLIGHTS

Functional Block Diagram .............................................................. 1 Sequence Register....................................................................... 25

General Description ......................................................................... 1 Range Register ............................................................................ 25

Product Highlights ........................................................................... 1 Sequencer Operation ..................................................................... 26

Revision History ............................................................................... 2 Reference ..................................................................................... 28

Specifications..................................................................................... 3 VDRIVE ............................................................................................ 28

Timing Specifications .................................................................. 7 Modes of Operation ....................................................................... 29

Absolute Maximum Ratings............................................................ 8 Normal Mode.............................................................................. 29

ESD Caution.................................................................................. 8 Full Shutdown Mode.................................................................. 29

Pin Configuration and Function Descriptions............................. 9 Autoshutdown Mode ................................................................. 30

Typical Performance Characteristics ........................................... 10 Autostandby Mode..................................................................... 30

Terminology .................................................................................... 14 Power vs. Throughput Rate....................................................... 31

Theory of Operation ...................................................................... 16 Serial Interface ................................................................................ 32

Circuit Information.................................................................... 16 Microprocessor Interfacing........................................................... 33

Converter Operation.................................................................. 16 AD7323 to ADSP-21xx.............................................................. 33

Analog Input Structure.............................................................. 17 AD7323 to ADSP-BF53x ........................................................... 33

Typical Connection Diagram ................................................... 19 Application Hints ........................................................................... 34

Analog Input ............................................................................... 19 Layout and Grounding .............................................................. 34

Driver Amplifier Choice............................................................ 21 Outline Dimensions ....................................................................... 35

Registers ........................................................................................... 22 Ordering Guide .......................................................................... 35

Addressing Registers .................................................................. 22

REG REG DON’T

Figure 2. Serial Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 3. TSSOP Pin Configuration

Table 5. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

INL ERROR (LSB)

–40 ±10V RANGE

0 50 100 150 200 250

512 1536 2560 3584 4608 5632 6656 7680 CODE

±10V DIFF 0V TO +10V DIFF

CHANNEL-TO-CHANNEL ISOLATION (dB)

INL ERROR (LSB)

–85 DIFFERENTIAL MODE –85

0 200 400 600 800 1000 1200

DIFFERENTIAL MODE RIN = 1000Ω

±VDD/VSS SUPPLY VOLTAGE (V) INPUT FREQUENCY (kHz)

–75 ±2.5V RANGE

Offset Code Error Track-and-Hold Acquisition Time

Figure 25 shows the differential configuration during the

Figure 25. ADC Differential Configuration During Acquisition Phase 011...111

VREF ANALOG INPUT STRUCTURE

Input Range Full-Scale Range/8192 Codes LSB Size VSS

±10 V 20 V 2.441 mV Figure 29. Equivalent Analog Input Circuit (Single-Ended)

multiplexer and the track-and-hold switch. Capacitor C2 is the –85

When a conversion takes place, the common mode is rejected,

VCOM RANGE (V)

RANGE an amplitude within the selected range for that channel as

2 VIN+ VDD VCC

–6 1ADDITIONAL PINS OMITTED FOR CLARITY.

For example, when the AD7324 is configured to operate in

0V TO +10V 0V TO +10V Differential operation requires that VIN+ and VIN− be