2.5 Type Disk Drives: MQ01ABD100 MQ01ABD075 MQ01ABD064 MQ01ABD050 MQ01ABD032 MQ01ABD025

360074232
2.5 Type Disk Drives

MQ01ABD100
MQ01ABD075
MQ01ABD064
MQ01ABD050
MQ01ABD032
MQ01ABD025
Product Specification
株式会社東芝
TOSHIBA CORPORATION
No.
３６００７４２３２
TOTAL 163 CONT.ON 2 PAGE No. 1
Copyright © 2011 Toshiba Corporation. All rights reserved.

-1-
360074232
ＴＯＳＨＩＢＡ
ＴＩＴＬＥ： 2.5 type Disk Drives MQ01ABD100 /075 /064 /050 /032 /025 Product Specification
REV 日付記事部門担当承認保管日
No. DATE CONTENTS DEP. REVISED APP’D STGE.PER.
00 2011-7-07 Initial issue 1SETSU3 S.Arakawa K.Ishii 2011.07.21
SATA3.0 → SATA2.6
(P.14, P.67）
01 2011-8-10 SATA Speed 6Gbps → 3Gbps 1SETSU3 S.Arakawa K.Ishii
(P.14, P.15, P.63)
No.
３６００７４２３２
ＴＯＳＨＩＢＡＣＯＲＰＯＲＡＴＩＯＮ CONT.ON 3 PAGE No. 2

-2-
360074232
SAFETY
The hard disk drive and product specifications contain essential information for the protection of
users and others from possible injury and property damage and to ensure correct handling.
Please check that you fully understand the definition of the following messages (signs and
graphical symbols) before going on to read the text, and always follow the instructions.
Please describe requirements in the instruction manual of the product in which the drive is
mounted and ensure that users are made thoroughly aware of them.
IMPORTANT MESSAGES
Read this manual and follow its instructions. Signal words such as CAUTION and NOTE,
will be followed by important safety information that must be carefully reviewed.
Indicates a potentially hazardous situation which if not avoided,
may result in minor injury or property damage.
NOTE Gives you helpful information.
LIMITATION OF LIABILITY
・Toshiba Corporation shall not be liable for any damage due to the fault or negligence
of users, fire, earthquake, or other accident beyond the control of Toshiba
Corporation.
・Toshiba Corporation shall not be liable for any incidental or consequential damages
including but not limited to change or loss of stored data, loss of profit, or
interruption of business, which are caused by use or non-usability of the product.
・Toshiba Corporation shall not be liable for any damage result from failure to comply
with the contents in the product specification.
・Toshiba Corporation shall not be liable for any damage based on use of the product
in combination with connection devices, software, or other devices provided by
Toshiba Corporation with the product.

-3-
360074232
USAGE RESTRICTIONS
● Since the drive is not designed or manufactured to be used for a system including
equipment (*1) directly linked with human life, etc., Toshiba Corporation shall not
be liable for this type of use.
*1: Equipment directly linked with human life, etc. corresponds to the
following.
－Medical equipment such as life support systems, equipment used in
operations，etc.
● When the drive is to be used for a system including equipment (*2) linked with
human safety or having a serious influence on the safe maintenance of public
function, etc., special consideration (*3) must be given with regard to operation,
maintenance, and management of the system.
*2: A system including equipment linked with human safety or having a
serious influence on the safe maintenance of public function, etc.
corresponds to the following.
－A main equipment control system used in atomic power plants, a safety
protection based system used in atomic facilities, other important
safety lines and systems.
－An operation control system for mass transport, an air-traffic control
system.
*3: Special consideration means that a safety system (fool proof design, fail
safe design, redundancy design, etc.) is established as a result of
adequate consultation with Toshiba engineers.

-4-
360074232
SAFETY
■ Do not disassemble, remodel or repair.

Disassembly, remodeling or repair may cause injury, failure, or data loss.
■ Do not drop.
Dropping may cause injury.
■ Do not touch sharp edges or pins of the drive.

Sharp protrusions etc. may cause injury.
Hold the drive by both sides when carrying it.

-5-
360074232
SAFETY
Observe the following to prevent failure, malfunction or data loss.
NOTE
●Follow the specifications for 6. POWER SUPPLY (page16), 8. ENVIRONMENT (page 22),
etc. when using.
Failure to do so may cause damage to the drive.
● Observe cautions in 7.4 MOUNTING INSTRUCTION (page17) and 9.6 LOAD / UNLOAD
(page27 ) when handling, setting up, or using the drive.
●Take anti-static measures in order to avoid damage to the drive when handling it.
The drive uses parts susceptible to damage due to ESD (electrostatic discharge).
Wear ESD proof wrist strap in accordance with the usage specified when handling a drive that is not in an
anti-static protection bag.
●There is a certain probability of the drive causing failure including data error or data loss.
Take preventive steps such as backing up data etc. without exception in order to prevent loss etc. in cases where
data loss may result in loss or damage.
Please include this in the instruction manual etc. of the system in which this device is used and ensure that users
are made thoroughly aware of it.
●Inserting or pulling out the drive when the power is turned on may cause damage to the
drive.
Exchange the drive etc. after the power of HDD is turned off.
●Extreme shock to the drive may cause damage to it, data corruption, etc..
Do not subject the drive to extreme shock such as dropping, upsetting or crashing against other objects.
●Do not touch the top cover since application of force to it may cause damage to the drive.
●Do not stack the drive on another drive or on other parts etc. or stack them on top of it during
storage or transportation.
Shock or weight may cause parts distortion etc..
●Labels and the like attached to the drive are also used as a seal for maintenance of its
performance.
Do not remove them from the drive.
●Attachment of dielectric materials such as metal powder, liquid, etc. to live parts such as
printed circuit board patterns or pins etc. may cause damage to the drive.
Avoid attachment of these materials.
●Do not place objects which generate magnetic fields such as magnets, speakers, etc. near
the drive.
Magnetism may cause damage to the drive or data loss.

-6-
360074232
TABLE OF CONTENTS
1. SCOPE ............................................................................................................................................................ 12
2. GENERAL DESCRIPTION ............................................................................................................................. 12
3. KEY FEATURES............................................................................................................................................. 14
4. BASIC SPECIFICATION ................................................................................................................................ 15
5. PERFORMANCE ............................................................................................................................................ 15
6. POWER REQUIREMENTS............................................................................................................................. 16
6.1 SUPPLY VOLTAGE .......................................................................................................................................... 16
6.2 POWER CONSUMPTION .................................................................................................................................. 16
6.3 ENERGY CONSUMPTION EFFICIENCY ............................................................................................................... 16
7. MECHANICAL SPECIFICATIONS................................................................................................................. 17
7.1 DIMENSION .................................................................................................................................................... 17
7.2 WEIGHT ......................................................................................................................................................... 17
7.3 DRIVE ORIENTATION ...................................................................................................................................... 17
7.4 MOUNTING INSTRUCTIONS .............................................................................................................................. 17
7.4.1 Screwing............................................................................................................................................... 18
7.4.2 Installation ............................................................................................................................................ 18
8. ENVIRONMENTAL LIMITS ............................................................................................................................ 22
8.1 TEMPERATURE AND HUMIDITY ........................................................................................................................ 22
8.1.1 Temperature ......................................................................................................................................... 22
8.1.2 Humidity................................................................................................................................................ 22
8.2 VIBRATION ..................................................................................................................................................... 22
8.3 SHOCK .......................................................................................................................................................... 23
8.4 ALTITUDE ...................................................................................................................................................... 23
8.5 ACOUSTICS（SOUND POWER） ..................................................................................................................... 23
8.6 SAFETY/EMI STANDARDS ...............................................................................................................................24
8.7 EMC ADAPTABILITY ....................................................................................................................................... 25
8.8 MAGNETIC FIELDS .......................................................................................................................................... 25
9. RELIABILITY .................................................................................................................................................. 26
9.1 ERROR RATE ................................................................................................................................................. 26
9.1.1 Non- Recoverable Error Rate............................................................................................................... 26
9.1.2 Seek Error Rate.................................................................................................................................... 26
9.2 MEAN TIME TO FAILURE (MTTF)..................................................................................................................... 26
9.3 PRODUCT LIFE ............................................................................................................................................... 26
9.4 REPAIR .......................................................................................................................................................... 27
9.5 PREVENTIVE MAINTENANCE (PM) ................................................................................................................... 27
9.6 LOAD/UNLOAD ............................................................................................................................................... 27
9.7 REQUIRED POWER-OFF SEQUENCE ................................................................................................................. 27
10. HOST INTERFACE ..................................................................................................................................... 28
10.1 CABLING ........................................................................................................................................................ 28
10.1.1 Interface Connector .............................................................................................................................. 28
10.1.2 Cable .................................................................................................................................................... 28
10.2 ELECTRICAL SPECIFICATION ............................................................................................................................ 29
10.2.1 OOB signaling ...................................................................................................................................... 29
10.3 INTERFACE CONNECTOR ................................................................................................................................. 31
10.3.1 Serial ATA interface connector............................................................................................................. 31
10.3.2 Pin Assignment..................................................................................................................................... 32
10.4 GROUNDING .................................................................................................................................................. 32

-7-
360074232
10.5 FRAME INFORMATION STRUCTURE (FIS) ......................................................................................................... 33

10.5.1 Register – Host to Device (RegHD) ..................................................................................................... 33
10.5.2 Register – Device to Host (RegDH) ..................................................................................................... 35
10.5.3 Data ...................................................................................................................................................... 36
10.5.4 PIO Setup (PIOSU) .............................................................................................................................. 37
10.5.5 DMA Activate (DMACT)........................................................................................................................ 38
10.5.6 DMA Setup (DMASU)........................................................................................................................... 38
10.5.7 Set Device Bits (SDB) .......................................................................................................................... 38
10.5.8 Shadow Register Block Registers, Control Block Registers ................................................................ 39
10.6 SHADOW REGISTER BLOCK REGISTERS DESCRIPTION...................................................................................... 40
10.6.1 ERROR Register .................................................................................................................................. 40
10.6.2 FEATURES Register ............................................................................................................................ 41
10.6.3 FEATURES Exp Register..................................................................................................................... 41
10.6.4 SECTOR COUNT Register .................................................................................................................. 41
10.6.5 SECTOR COUNT EXP Register .......................................................................................................... 41
10.6.6 SECTOR NUMBER, LBA Low (7:0), LBA (7:0) Register ..................................................................... 41
10.6.7 CYLINDER Low, LBA Mid (15:8), LBA (15:8) Registers ...................................................................... 42
10.6.8 CYLINDER High, LBA High (23:16), LBA (23:16) Registers................................................................ 42
10.6.9 LBA Low EXP (24:31) Register ............................................................................................................ 42
10.6.10 LBA Mid EXP (39:32) Register ......................................................................................................... 42
10.6.11 LBA High EXP (47:40) Register........................................................................................................ 42
10.6.12 DEVICE / HEAD (3:0), LBA (27-24) Register ................................................................................... 43
10.6.13 STATUS Register ............................................................................................................................. 44
10.6.14 Command Register ........................................................................................................................... 45
10.6.15 DEVICE CONTROL Register ........................................................................................................... 45
10.7 COMMAND DESCRIPTIONS .............................................................................................................................. 48
10.7.1 CHECK POWER MODE (E5h/98h)...................................................................................................... 50
10.7.2 DEVICE CONFIGURATION (B1h) ....................................................................................................... 50
10.7.3 DOWNLOAD MICROCODE (92h)..................................................................................................... 60
10.7.4 IDENTIFY DEVICE (ECh).................................................................................................................. 61
10.7.5 IDLE (E3h/97h)..................................................................................................................................... 75
10.7.6 IDLE IMMEDIATE (E1h/95h)................................................................................................................ 75
10.7.7 IDLE IMMEDIATE WITH UNLOAD FEATURE (E1h)........................................................................ 76
10.7.8 INITIALIZE DEVICE PARAMETERS (91h) ....................................................................................... 76
10.7.9 NOP (00h).......................................................................................................................................... 77
10.7.10 READ BUFFER (E4h) .................................................................................................................... 77
10.7.11 READ DMA (C8h) ............................................................................................................................. 78
10.7.12 READ DMA EXT (25h)................................................................................................................... 78
10.7.13 READ FPDMA QUEUED (60h)...................................................................................................... 79
10.7.14 READ LOG EXT / READ LOG DMA EXT (2Fh/47h) ..................................................................... 80
10.7.15 READ MULTIPLE (C4h)................................................................................................................. 92
10.7.16 READ MULTIPLE EXT (29h) ......................................................................................................... 93
10.7.17 READ NATIVE MAX ADDRESS (F8h) ........................................................................................ 93
10.7.18 READ NATIVE MAX ADDRESS EXT (27h)................................................................................. 94
10.7.19 READ SECTOR(S) (20h) ............................................................................................................... 94
10.7.20 READ SECTOR(S) EXT (24h) ....................................................................................................... 95
10.7.21 READ VERIFY SECTOR(S) (40h) ................................................................................................. 95
10.7.22 READ VERIFY SECTOR(S) EXT (42h)......................................................................................... 96
10.7.23 RECALIBRATE (1xh) ..................................................................................................................... 96
10.7.24 SECURITY SET PASSWORD (F1h) ............................................................................................. 97
10.7.25 SECURITY UNLOCK (F2h) ........................................................................................................... 98
10.7.26 SECURITY ERASE PREPARE (F3h) ............................................................................................ 98
10.7.27 SECURITY ERASE UNIT (F4h).....................................................................................................99
10.7.28 SECURITY FREEZE LOCK (F5h) ................................................................................................. 99
10.7.29 SECURITY DISABLE PASSWORD (F6h) ...................................................................................100
10.7.30 SEEK (7xh) .....................................................................................................................................100
10.7.31 SET FEATUERS (EFh) ................................................................................................................101
10.7.32 SET MAX (F9h)...............................................................................................................................104
10.7.33 SET MAX ADDRESS EXT (37h) ....................................................................................................107

-8-
360074232
10.7.34 SLEEP (E6h/99h) .........................................................................................................................108

10.7.35 SMART Function Set (B0h) ............................................................................................................108
10.7.36 WRITE BUFFER (E8h) ................................................................................................................129
10.7.37 WRITE DMA (CAh) ......................................................................................................................130
10.7.38 Write DMA EXT (35h) ..................................................................................................................130
10.7.39 Write DMA FUA EXT (3Dh)..........................................................................................................131
10.7.40 WRITE FPDMA QUEUED (61h) ..................................................................................................132
10.7.41 WRITE LOG EXT / WRITE LOG DMA EXT (3Fh/57h) ................................................................133
10.7.42 WRITE MULTIPLE (C5h) .............................................................................................................134
10.7.43 WRITE MULTIPLE EXT (39h)......................................................................................................135
10.7.44 WRITE MULTIPLE FUA EXT (CEh) ............................................................................................135
10.7.45 WRITE SECTOR(S) (30h) ...........................................................................................................136
10.7.46 WRITE SECTOR(S) EXT (34h) ...................................................................................................136
10.7.47 WRITE MULTIPLE (C5h) .............................................................................................................137
10.7.48 WRITE MULTIPLE EXT (39h)......................................................................................................138
10.7.49 WRITE MULTIPLE FUA EXT (CEh) ............................................................................................138
10.7.50 WRITE UNCORRECTABLE EXT (45h) .......................................................................................139
10.7.51 WRITE VERIFY (3Ch)..................................................................................................................140
10.8 SECURITY MODE FEATURE SET ...........................................................................................................141
10.8.1 Security mode default setting .............................................................................................................141
10.8.2 Initial setting of the user password .....................................................................................................141
10.8.3 Security mode operation from power-on ............................................................................................142
10.8.4 Password lost .....................................................................................................................................143
10.8.5 Command Table .................................................................................................................................144
10.9 SELF-MONITORING, ANALYSIS AND REPORTING TECHNOLOGY .......................................................................145
10.9.1 Attributes ............................................................................................................................................145
10.9.2 Attributes values .................................................................................................................................145
10.9.3 SMART function default setting..........................................................................................................145
10.10 SMART COMMAND TRANSPORT(SCT) ..............................................................................................146
10.11 ADAPTIVE POWER MODE CONTROL ...........................................................................................................147
10.11.1 Performance Idle.............................................................................................................................147
10.11.2 Active Idle .......................................................................................................................................147
10.11.3 Low Power Idle ...............................................................................................................................147
10.11.4 Transition time ................................................................................................................................147
10.12 INTERFACE POWER MANAGEMENT CONTROL .............................................................................................148
10.12.1 Interface power management modes .............................................................................................148
10.13 RESET .....................................................................................................................................................150
10.13.1 Cache Operations ...........................................................................................................................152
10.13.2 Notes for write cache ......................................................................................................................152
10.14 AUTOMATIC WRITE REALLOCATION ...........................................................................................................152
10.15 FREEFALL CONTROL (OPTIONAL) ............................................................................................................153
10.15.1 SET FEATURE Commnad (Optional) ..........................................................................................153
10.15.2 IDENTIFY DEVICE Command (Optional)....................................................................................153
10.15.3 DEVICE CONFIGURATION OVERLAY Command (Optional)....................................................153
10.15.4 SMART Attribute (Optional) .........................................................................................................153
10.15.5 Checking FreeFall Sensor failure (Optional)................................................................................153
11. COMMAND PROTOCOL ..........................................................................................................................154
11.1 PIO DATA IN COMMANDS ..............................................................................................................................155
11.2 PIO DATA OUT COMMANDS ...........................................................................................................................156
11.3 NON-DATA COMMANDS .................................................................................................................................158
11.4 DMA DATA IN COMMANDS ............................................................................................................................160
11.5 DMA DATA OUT COMMANDS .........................................................................................................................161
11.6 NATIVE COMMAND QUEUE COMMANDS ..........................................................................................................162
11.6.1 Command Issue protocol ...................................................................................................................162
11.6.2 Data transfer protocol for the READ FPDMA QUEUED ....................................................................162
11.6.3 Data transfer protocol for the WRITE FPDMA QUEUED...................................................................163
11.6.4 Error Reporting for the READ/WRITE FPDMA QUEUED..................................................................163

-9-
360074232
TABLE of FIGURES
FIGURE 1 MQ01ABD100 DIMENSIONS ................................................................................................................. 19
FIGURE 2 MOUNTING RECOMMENDATION ................................................................................................................. 21
FIGURE 3 SERIAL ATA INTERFACE CONNECTOR....................................................................................................... 31
FIGURE 4 PASSWORD SET SECURITY MODE POWER-ON FLOW .................................................................................142
FIGURE 5 USER PASSWORD LOST ..........................................................................................................................143
TABLE 7.4-1 DIMENSIONS ....................................................................................................................................... 20

TABLE 10.2-1 DRIVE CONNECTOR PIN 11 ACTIVITY SIGNAL ELECTRICAL PARAMETERS ................................................ 29
TABLE 10.2-2 DRIVE CONNECTOR PIN 11 HOST ACTIVITY SIGNAL ELECTRICAL PARAMETERS ....................................... 29
TABLE 10.2-3 HOST STAGGERED SPIN ELECTRICAL PARAMETERS .............................................................................. 30
TABLE 10.3-1 SIGNAL PIN ASSIGNMENT.................................................................................................................... 32
TABLE 10.5-1 REGISTER – HOST TO DEVICE LAYOUT (48BIT LBA MODE, EXT COMMANDS, NCQ COMMANDS)............ 33
TABLE 10.6-1 ERROR REGISTER............................................................................................................................ 40
TABLE 10.6-2 DIAGNOSTIC MODE ERROR REGISTER ................................................................................................. 40
TABLE 10.6-3 DEVICE/HEAD REGISTER ................................................................................................................ 43
TABLE 10.6-4 STATUS REGISTER .......................................................................................................................... 44
TABLE 10.6-5 DEVICE CONTROL REGISTER ......................................................................................................... 45
TABLE 10.6-6 COMMAND NAME & CODE .................................................................................................................. 46
TABLE 10.7-1 STATUS & ERROR REGISTER (1/2) ..................................................................................................... 48
TABLE 10.7-2 DEVICE CONFIGURATION IDENTIFY DATA STRACTURE .......................................................................... 52
TABLE 10.7-3 DEVICE CONFIGURATION OVERLAY DATA STRACTURE ......................................................................... 56
TABLE 10.7-4 IDENTIFY INFORMATION...................................................................................................................... 61
TABLE 10.7-5 IDLE MODE SETTING ......................................................................................................................... 75
TABLE 10.7-6 LOG SECTOER .................................................................................................................................. 80
TABLE 10.7-7 GENERAL PURPOSE LOG DIRECTORY ................................................................................................. 81
TABLE 10.7-8 EXTENDED COMPREHENSIVE SMART ERROR LOG.............................................................................. 81
TABLE 10.7-9 EXTENDED ERROR LOG DATA STRUCTURE .......................................................................................... 82
TABLE 10.7-10 COMMAND DATA STRUCTURE ........................................................................................................... 83
TABLE 10.7-11 ERROR DATA STRUCTURE ................................................................................................................ 83
TABLE 10.7-12 STATE FIELD VALUES ....................................................................................................................... 84
TABLE 10.7-13 LOG DATA CONSTITUTION ................................................................................................................. 85
TABLE 10.7-14 EXTENDED SELF-TEST LOG DATA STRUCTURE ................................................................................... 86
TABLE 10.7-15 EXTENDED SELF-TEST LOG DESCRIPTOR ENTRY ............................................................................... 86
TABLE 10.7-16 NATIVE COMMAND QUEUE ERROR LOG ............................................................................................ 87
TABLE 10.7-17 PHY ERROR COUNTERS .................................................................................................................. 89
TABLE 10.7-18 SECURITY SET PASSWORD INFORMATION ......................................................................................... 97
TABLE 10.7-19 IDENTIFIER AND SECURITY LEVEL ...................................................................................................... 97
TABLE 10.7-20 SECURITY UNLOCK INFORMATION .................................................................................................... 98
TABLE 10.7-21 SECURITY ERASE UNIT INFORMATION ............................................................................................... 99
TABLE 10.7-22 SECURITY DISABLE INFORMATION ..................................................................................................100
TABLE 10.7-23 SET FEAUTER DEFINES ..............................................................................................................101
TABLE 10.7-24 DATA TRANSFER MODE SETTING .....................................................................................................101
TABLE 10.7-25 APM MODE SETING .......................................................................................................................102
TABLE 10.7-26 SERIAL ATA FEATURE SETTING ......................................................................................................102
TABLE 10.7-27 SSP POWER ON SETTING ..............................................................................................................103
TABLE 10.7-28 FFS SETTING ................................................................................................................................103
TABLE 10.7-29 SET MAX FEATURES REGISTER VALUES ........................................................................................104
TABLE 10.7-30 SET MAX SET PASSWORD DATA CONTENT ...............................................................................105
TABLE 10.7-31 SMART READ ATTRIBUTE VALUES DATA CONTENT .........................................................................109
TABLE 10.7-32 SMART READ ATTRIBUTE THRESHOLDS DATA CONTENT .................................................................113
TABLE 10.7-33 SMART EXECUTE OFF-LINE IMMEDIATE SECTOR NUMBER .............................................................115
TABLE 10.7-34 LOG SECTOR ADDRESS .................................................................................................................118
TABLE 10.7-35 LOG DIRECTORY DATA CONTENT.....................................................................................................118
TABLE 10.7-36 SUMMARY ERROR LOG SECTOR DATA CONTENT...............................................................................119
TABLE 10.7-37 SELF-TEST LOG DATA STRUCTURE DATA CONTENT ..........................................................................122
TABLE 10.7-38 SELECTIVE SELF-TEST LOG DATA CONTENT .....................................................................................124

- 10 -
360074232
TABLE 10.7-39 STANDBY SETTINGR ....................................................................................................................128

TABLE 10.7-40 WRITE UNCORRECTABLE EXT MODE SETTINGR ......................................................................139
TABLE 10.8-1 SECURITY MODE COMMAND ACTIONS ................................................................................................144
TABLE 10.10-1 SCT COMMAND FORMAT ...............................................................................................................146
TABLE 10.10-2 SCT ACTION CODES SUPPORTED ................................................................................................146
TABLE 10.13-1 INITIALIZATION OF SHADOW REGISTER BLOCK REGISTERS & FEATURE SETTING ...............................150

- 11 -
360074232
1. SCOPE
This document describes the specifications of the following model, MQ01ABD0100 /075 /064 /050 /032
/025 of 2.5-type Winchester disk drives.
2. GENERAL DESCRIPTION
The drive consists of an HDA (Head Disk Assembly) and a printed circuit board. The HDA has a sealed
module which contains a disk spindle assembly, a head actuator assembly and an air filtration system. This
HDA adopts Winchester technology which enhances high reliability. The actuator is a rotary voice coil motor
which enables high-speed access.
The disk is driven directly by a DC spindle motor. Air filtration is provided by a high performance air filtration
system using both breather and circulation filters.
The drive provides a carriage lock mechanism which is activated automatically upon power down in order to
prevent head/media from being damaged when it is not operating or under shipment.
The printed circuit board which is set externally to the HDA and equipped with all the electric circuitry
necessary to operate the drive except the head. The power supply and interface signal connectors are
mounted on the board. Only the head control IC’s are located within the HDA.

- 12 -
360074232
SAFETY
■Do not disassemble, remodel or repair.
Disassembly, remodeling or repair may cause injury,
failure, or data loss.
NOTE
●There is a certain probability of the drive causing failure including data error or data
loss.
Take preventive steps such as backing up data etc. without exception in order to
prevent loss etc. in cases where data loss may result in loss or damage.
●Do not touch the top cover since application of force to it may cause damage to the
drive.
●Do not stack the drive on another drive or on other parts etc. or stack them on top of
it during storage or transportation.
Shock or weight may cause parts distortion etc..
●Labels and the like attached to the drive are also used as hermetic sealing for
maintenance of its performance.
Do not remove them from the drive.

- 13 -
360074232
3. KEY FEATURES
 High capacity in smallest size
Formatted # of Recording
Model Number Weight Height
Capacity <*1> Platters density
MQ01ABD100 1000.205 GB 1153.4 Mbpsi
MQ01ABD075 750.156 GB 2 858.1 Mbpsi 117g
MQ01ABD064 640.135 GB 746.7 Mbpsi
9.5mm
MQ01ABD050 500.107 GB 1153.4 Mbpsi
MQ01ABD032 320.072 GB 1 746.7 Mbpsi 107g
MA01ABD025 250.059 GB 746.7 Mbpsi
<*1> One gigabyte(GB) = one billion bytes; accessible capacity will be less and actual capacity
depends on the operating environment and formatting.
 Fast access and fast transfer rate

 Quick spin up of Spindle Motor 3.5 sec.
 Average access time 12 msec enabled by optimized balance of a head actuator assembly and an
efficiently designed magnet of rotary VCM.
 Interface speed up to 3 gigabits per second.
 Disk transfer : 1469.7(MQ01ABD100/050)/1238.8(MQ01ABD075)1068.1(MQ01ABD064/032/025)
megabits maximum per second.
 Read ahead cache and write cache enhancing system throughput.
 Intelligent Interface
 ATA8/Serial ATA 2.6 interface supported.
 Quick address conversion in translation mode.
 Translation mode which enables any drive configuration.
 Support 28 bit LBA (Logical Block Address) mode commands and 48bit LBA mode commands.
 Multi word DMA, Ultra-DMA modes and Advanced PIO mode settings / commands supported.
 Native Command Queue supported.
 Staggered Spin / Activity supported.
 Data integrity
 Automatic retries and corrections for read errors.
 High reliability
 Highest reliability of 600,000 hours for MTTF 8Mean Time To Failure).
 Powerful self- diagnostic capability.
 Shock detection with shock sensor circuit for high immunity against operating shock up to 3,920
m/s2 ( 400 G ).
 Automatic carriage lock secures heads on the ramp with high immunity against non operating
shock up to 8,820 m/s2 (900G).
 Low power consumption

 Low power consumption by Adaptive Power Mode.
 Low power consumption by Serial ATA Device Initiated Power Management.

- 14 -
360074232
4. BASIC SPECIFICATION
MODEL MQ01ABD100/050 MQ01ABD075 MQ01ABD064/032/025
640.135GB
Formatted 1000.205GB
750.156GB 320.072GB
Capacity( gigabytes ) 500.107GB
250.059GB
Servo design method Sector Servo
Recording method RS-ECC-less Iterative-Noise Predictive PR+NLV
Recording density
Track / mm (TPI ) 14160(360k) typical 12036(306k) typical 11682(296k) typical
Bit / mm max. ( BPI max.) 81.5k(2069.0k) typical 71.3k(1810.8k) typical 63.9k(1623.5k) typical
Bit / mm2 max. ( bpsi max.) 1153.4M(744.1G) typical 858.1M(553.6G) typical 746.7M(481.7G) typical
Number of disks 2/1 2 2/1/1
Number of data heads 4/2 4 4/2/2
Number of user data cylinders 231312 typical 196644 typical 190708 typical
Bytes per sector HOST:512,DISK:4096<*2>
<*1> One gigabyte(GB) = one billion bytes; accessible capacity will be less and actual capacity depends
on the operating environment and formatting.
<*2> Read–modify-write is supported.
5. PERFORMANCE
Access time ( msec ) <*1>
Track to track seek <*2> 2
Average seek <*3> 12
Max. seek <*4> 22
Rotation speed ( RPM ) 5,400 + 0.1%
Average Latency Time ( msec ) 5.55
Internal Transfer rate ( Mbits / sec ) 638.9~ 1288.6 typical
Host Transfer rate ( Gbit / sec ) 3
Sector Interleave 1:1
Track skew Yes
Buffer size ( Kbytes ) 8,192
Cache Read Ahead Cache
Write Cache
Start time <*5> 3.5 sec ( Typical )
( Up to Drive Ready) 9.5 sec ( Maximum )
Recovery time from Stand- by <*5> 3.5 sec ( Typical )
9.5 sec ( Maximum )
Command Overhead ( msec ) 1
<*1> Under the condition of normal voltage, 25oC normal temperature and bottom side down.
<*2> Average time to seek all possible adjacent track without head switching.
<*3> Weighted average time to travel between all possible combination of track calculated as below.
Weighted average access time = [ Sum of P(n)*t(n) ] / [ Sum of P(n) ], n = 1 to N.
Where, N ; Total number of tracks.
P(n); Total number of seek for stroke n [ = 2*(N - n) ].
t(n); Average seek time for stroke n.
Average seek time to seek to stroke n is the average time to 1,000 seeks for stroke n, with
random head switches.
<*4> Average time for 1,000 full stroke seeks with random head switches.
<*5> Typical values are for the condition of normal voltage, 25oC normal temperature and placing bottom
side down. Maximum values are for all conditions specified in this document.
- 15 -
360074232
6. POWER REQUIREMENTS
6.1 Supply Voltage
Allowable voltage 5V + 5%
Allowable noise/ripple 100 mV p-p or less
Allowable supply rise time 2 –100 msec
(note 1) When DC power is turned off, +5V voltage must not be lower than 0V.
6.2 Power Consumption

Average (note 1,2)
MQ01ABD100 /075 /064 /050 /032 /025
Start (note 3) 4.5W Peak,Maximum
Seek (note 4) 1.85W Typical
Read / Write(note 5) 1.5W Typical
Active idle (note 6,7) 0.85W Typical
Low power idle (note 7,8) 0.55W Typical
Stand- by (note 7,9) 0.18W Typical
Sleep(note 7) 0.15W Typical
(note 1) Under normal condition ( 25oC, 101.3 kPa ( 1,013 mb ) ) and 5V + 0%.
(note 2) The values is DIPM(Device Initiated Power Management) enable.
(note 3) This is the maximum current value between power on to ready and the maximum value is the
RMS(Root Mean Square) of 10 ms. Does not include rush current.
(note 4) The seek average current is specified based on three operations per 100 ms.
(note 5) The read/write current is specified based on three operations of 63 sector read/write per 100
ms.
(note 6) Motor is rotating at normal speed but none of Read, Write or Seek is executed.
(note 7) The values are based on using S-ATA power management features. The Partial mode is used
for the idle modes power consumption measurements and the Slumber mode is used for
Stand-by and Sleep modes power consumption measurements
(note 8) Motor is rotating at normal speed but heads are unloaded on the ramp.
(note 9) Motor is not rotating and heads are unloaded on the ramp.
6.3 Energy Consumption Efficiency

Energy consumption efficiency Average(W/GB) Classification
Power consumption at Low power idle / Capacity
MQ01ABD100 0.00055 H
MQ01ABD075 0.00074 H
MQ01ABD064 0.00086 H
MQ01ABD050 0.0011 E
MQ01ABD032 0.0018 E
MQ01ABD025 0.0022 E
Energy consumption efficiency is calculated in accordance with the Law Concerning the Rational Use of
Energy in Japan, which was enacted in 1979 to promote energy conservation and reduce energy
consumption. The Law Concerning the Rational Use of Energy was most recently revised in 2009 with
specific measurement criteria reflected in the specification indicated. Calculation of Energy consumption
is dividing consumed energy by the capacity.
The consumed energy and capacity shall be measured and specified by the Law Concerning the Rational
Use of Energy.

- 16 -
360074232
7. MECHANICAL SPECIFICATIONS
7.1 Dimension
Width 69.85mm ( 2.75” )
Height 9.5 mm ( 0.37”)
Depth 100.0 mm ( 3.94” )
Figure 1 and Table 7.4-1 show an outline of the drive.
7.2 Weight
MQ01ABD100/075/064 112 gram (typ.) / 117 gram(max.)
MQ01ABD050/032/025 102 gram (typ.) / 107 gram(max.)
7.3 Drive Orientation

The drive can be installed in all axes (6 directions).
7.4 Mounting Instructions
SAFETY
NOTE
●Take anti-static measures in order to avoid damage to the drive when handling it.
The drive uses parts susceptible to damage due to ESD (electrostatic discharge).
Wear ESD proof wrist strap in accordance with the usage specified when handling
a drive that is not in an anti-static protection bag.
●Extreme shock to the drive may cause damage to it, data corruption, etc..
Do not subject the drive to extreme shock such as dropping, upsetting or crashing
against other objects.
●Do not place objects which generate magnetic fields such as magnets, speakers,
etc. near the drive.
Magnetism may cause damage to the drive or data loss.

- 17 -
360074232
7.4.1 Screwing
Four screws should be tightened equally with 0.39 N.m ( 4 kgf.cm ) torque. The depth should be 3.0 mm
min. and 3.5 mm maximum.
7.4.2 Installation
① The drive should be mounted carefully on the surface of 0.1mm or less flatness to avoid excessive
distortion.
② In order to prevent short-circuit under any circumstances, the space of 0.5mm or more should be kept
under the PCB and the design have to be checked carefully (See fig. 2).
③ Enough space should be kept around the drive especially around the convex portion of HDA (See fig. 2)
to avoid any contact with other parts, which may be caused by receiving shock or vibration.
④ The temperature of the top cover and the base must always be kept under 63 oC to maintain the required
reliability. ( If the drive runs continuously or spins-up frequently, the temperature of the top cover may rise
to 15 oC maximum. If the drive is used in ambient temperature of 48 oC or more, it should be kept where
adequate ventilation is available to keep the temperature of top cover under 63 oC)
⑤ M3 mounting screw holes are tapped directly on the base for electrical grounding between the drive and
the base. In order to prevent the drive performance from being affected by the system noise,
appropriate evaluation should be conducted before deciding loading method.
⑥ Do not apply force exceeding 2[N] on the Top Cover.
⑦ The drive contains several parts which may be easily damaged by ESD(Electric Static Discharge). Avoid
touching the interface connector pins and the surface of PCB. Be sure to use ESD proof wrist strap when
handling the drive.
⑧ A rattle heard when the drive is moved is not a sign of failure.

- 18 -
360074232
Figure 1 MQ01ABD100 Dimensions

- 19 -
360074232
Table 7.4-1 Dimensions

SFF-8200 Rev2.0(*1) Toshiba S-ATA Model
SFF-8201 Rev2.4 (Differences only)
SFF-8223 Rev2.5
Dimension Millimeters Inches Millimeters Inches
A1 9.5 0.374
A2 0.20 0.008
A3 0.20 0.008
A4 69.85 2.750
A5 0.25 0.010
A6(*2) 100.45 max 3.954 max 100.00 0.41 3.937 0.016

A7 3.50 0.137
A8 9.40 0.370 9.40 0.51 0.370 0.020

A10(*3) - - 30.125 1.186 0.011
±0.28
A12 0.38 0.015
A23 3.00 0.118 3.00 ±0.20 0.118 0.007

A26 M3 N/A
A28 4.07 0.160 4.07 0.160 +0.011

+0.295 -0.012
-0.305
A29 61.72 2.430 61.72 0.25 2.430 0.010
A32 M3 N/A
A38 3.00 min 0.118 min 3.50 min 0.137 min

A41 2.50 min 0.980 min 3.50 min 0.137 min
A50(*2) 14.00 0.551 14.00 0.25 0.551 0.010
A51(*2) 90.60 3.567 90.60 0.30 3.567 0.012
A52(*2) 14.00 0.551 14.00 0.25 0.551 0.010
A53(*2) 90.60 3.567 90.60 0.30 3.567 0.012
(*1)SFF-8200:Small Form Factor Standard

(*2)PCA, Connector not included
(*3) ConnectorCenter defined the same as SFF-8223 A11

- 20 -
360074232
Figure 2 Mounting Recommendation

- 21 -
360074232
8. ENVIRONMENTAL LIMITS
8.1 Temperature and Humidity
8.1.1 Temperature
Operating 5oC- 55oC
Gradient 20oC / Hour maximum
*) The temperature of top cover and base must be kept under 63 oC

at any moment.
Measurement
point
Non- operating - 40oC- 65oC

Gradient 20oC / Hour maximum
8.1.2 Humidity
Operating 8%- 90% R.H. (No condensation)
Non- operating 8%- 90% R.H. (No condensation)
Max. wet bulb 29oC (Operating)
40oC (Non- operating)
8.2 Vibration
Operating 9.8 m/s2 ( 1.0G )
5- 500 Hz
Sine wave sweeping 1 oct./ minute
No unrecoverable error.
Non operating 10.0 mm p-p displacement.
5-15 Hz
2
49 m/s ( 5.0G )
15- 500 Hz
Sine wave sweeping 1 oct./ minute

- 22 -
360074232
8.3 Shock
Operating 1,960 m/s2 ( 200G ) 1 msec half sine wave
3,920 m/s2 ( 400G ) 2 msec half sine wave
Repeated twice maximum / second
Non operating 8,820 m/s2 ( 900G ) 1msec half sine wave
1,960 m/s2 ( 200G ) 11 msec half sine wave
Repeated twice maximum / second
Packed 70 cm free drop
Apply shocks in each direction of the drive’s three
mutually perpendicular axes, one axis at a time.
(Packed in Toshiba’s original shipping package)
8.4 Altitude
Operating - 300 m to 3,000 m
Non operating - 300 m to 12,000 m
8.5 Acoustics（Sound Power）

MQ01ABD100/075/064 23 dBA Average For idle mode (Spindle in rotating)
MQ01ABD050/032/025 17 dBA Average
MQ01ABD100/075/064 24 dBA Average Randomly select a track to be sought in such a way
MQ01ABD050/032/025 19 dBA Average that every track has equal probability of being
selected.
Seek rate(nS) is defined by the following formula:
nS = 0.4 / ( tT + tL )
tT is published time to seek from one random

track to another without including rotational
latency;
tL is the time for the drive to rotate by half a

revolution.
Measurements are to be taken in accordance with ISO 7779.

- 23 -
360074232
8.6 Safety/EMI Standards

The drive satisfies the following standards.
MQ01ABD100 /075 /064 /050 /032 /025
Underwriters Laboratories(UL) UL 60950 Third Edition:2000
Canadian Standard Association(CSA) CAN/CSA-C22.2 No.60950-01-03
Technischer Uberwachungs-Verein(TUV) EN 60950-1:2001+A11
CNS 13438
Bureau of Standards, Metrology and Inspection (BSMI)
(CISPR Pub. 22 Class B):D33003
電磁波障害防止基準告示2004-23号
Ministry of Information and Communication (KCC)
(CISPR Pub. 22 Class B) (Note1)
Spectrum Management Agency (SMA) AS/NZS CISPR22
(Note 1) Marks of KCC
MQ01ABD100 /075 /064 /050 /032 /025

MQ01ABD100
KCC-REM-TSD-MQ01ABD100
Made in Japan TOSHIBA CORPORATION
2011-06
TOSHIBA CORPORATION
MQ01ABD100
Made in Philippines TOSHIBA CORPORATION
2011-06
TOSHIBA CORPORATION
MQ01ABD100
Made in China TOSHIBA CORPORATION
2011-06
TOSHIBA CORPORATION
MQ01ABD100
Made in Thailand TOSHIBA CORPORATION
2011-06
TOSHIBA CORPORATION

- 24 -
360074232
8.7 EMC Adaptability

The drive satisfies the following standards.
MQ01ABD100 /075 /064 /050 /032 /025

EN55022 with *
EN61000-3-2 with *
EN61000-3-3 with*
EN55024 EN61000-4-2 with *
EN61000-4-3 with *
EN61000-4-4 with *
EN61000-4-5 with *
EN61000-4-6 with *
EN61000-4-11 with *
ENV50204 with *
8.8 Magnetic Fields

The disk drive shall work without degradation of the soft error rate under the following Magnetic Flux Density
Limits at the enclosure surface.
MQ01ABD100
MQ01ABD075
MQ01ABD064
1.5mT (15 Gauss)
MQ01ABD050
MQ01ABD032
MQ01ABD025

- 25 -
360074232
9. RELIABILITY
A failure is defined as an inability of the drive to perform its specified function described in the requirements
of this document when being operated under the normal conditions or conditions specified in this document.
However, damages caused by operation mistake, mishandling, accidents, system errors and other damages
that can be induced by the customers are not defined as failure.
9.1 Error Rate

9.1.1 Non- Recoverable Error Rate
14
1 error per 10 bits read
The defective sectors allocated to the spare locations in the factory are not counted in the error rate.
9.1.2 Seek Error Rate

6
1 error per 10 seeks
A seek error is a positioning error recoverable by a retry including recalibration.
9.2 Mean Time to Failure (MTTF)

600,000 hours
A failure means that the drive can not execute the function defined in this document under the nominal
temperature, humidity and the other conditions specified in this document . Damages caused by operation
mistake, mishandling,system failure and other damages occurred under the conditions which are not
described in this document are not considered as the failure.
- Power on hours (note1) : Less than 333 hours/month
- Operating (note2) : Less than 20% of power on hour
- Number of seek : 1.30 x 106 seeks / month
- Enviroment : Normal ( 25oC, 101.3 kPa ( 1,013 mb ) )
- Do not apply electrical static discharge, vibration and shock to the drive.
- Do not press top cover and bottom PCBA surface of the drive.
- All others condition should be within specification show in section 6/7/8/9.
(note1) Power on hour includes sleep and standby mode.
(note2) Operating : seeking, writing and reading.
Applicable warranty and warranty period should be covered by the purchase agreement.
9.3 Product Life

Approximately 5 years or 20,000 power on hours whichever comes earlier under the following conditions.
- Power on hours (note1) : Less than 333 hours/month
- Operating (note2) : Less than 20% of power on hour
- Number of seek : 1.30 x 106 seeks / month
- Enviroment : Normal ( 25oC, 101.3 kPa ( 1,013 mb ) )
- Do not apply electrical static discharge, vibration and shock to the drive.
- Do not press top cover and bottom PCBA surface of the drive.
- All others condition should be within specification show in section 6/7/8/9.
(note1) Power on hour includes sleep and standby mode.
(note2) Operating : seeking, writing and reading.
Applicable warranty and warranty period should be covered by the purchase agreement.

- 26 -
360074232
9.4 Repair
A defective drive should be replaced. Parts and subassemblies should not be repaired individually.
9.5 Preventive Maintenance (PM)

No preventive maintenance is required.
9.6 Load/Unload
Be sure to issue and complete the following commands for unloading before cutting off the power supply.
600,000 times of normal Load /Unload can be performed by a command and power management.
Unload is executed by the following commands:
・STANDBY
・STANDBY IMMEDIATE
・SLEEP
Load/unload is also executed as one of the idle modes of the drive.
If power is removed from the drive while the heads are over the media an Emergency Unload will take
place. An Emergency Unload is performed by routing the back-EMF of the spindle motor to the actuator
voice coil. An Emergency Unload is mechanically much more stressful to this drive than a controlled
Unload. The minimum number of Emergency Unloads that can be successfully performed is 50,000.
Emergency Unload should only be performed when it is not possible to perform a controlled Unload.
9.7 Required power-off sequence

Required power-off sequence is as follows:
1. Issued the following commands.

1) FLUSH CAHCE (EXT)
( Wait until the command completion.)
2) STANDBY IMMEDIATE
( Wait until the command completion.)
2. Turn off power to the drive.

- 27 -
360074232
10. HOST INTERFACE

Related Standards
Information technology - AT Attachment-3 Interface (ATA-3)
X3T10/2008D Revision 6 October 26, 1995
Information technology - AT Attachment with Packet Interface Extension (ATA -4)
T13/1153D Revision 17 October 30, 1997
Information technology - AT Attachment with Packet Interface-5 (ATA-5)
T13/1321D Revision 3 February 29, 2000
T13/1410D Revision 3b February 26, 2002
T13/1532D Volume 1 Revision 4b April 21, 2004
Information technology - AT Attachment 8 - ATA/ATAPI Command Set (ATA8-ACS)
T13/1699-D Revision 4b July 4, 2007
Serial ATA: High Speed Serialized AT Attachment
SerialATA Workgroup Revision 3.0
10.1 Cabling
10.1.1 Interface Connector

Drive side connector DDK: SAT-PG22-S1A-FG or equivalent
Recommended host Right Angle Type : DDK SAT-RC22-S23-FG
for board
side connector or equivalent
DDK SAT-RG07-C2-FG or equivalent (for signal)
for cable
(No recommendation now for power segment)
10.1.2 Cable
When connecting the drive and host system with Serial ATA cable, use of the Serial ATA 2.6/3.0
specification compliant cable is recommended.

- 28 -
360074232
10.2 Electrical specification

10.2.1 OOB signaling
10.2.1.1 Power Segment Pin 11
Pin 11 of the power segment of the drive connector has two functions One function is used by the drive to
provide the host with an activity indication. Another function is used by the host to indicate whether staggered
spin-up should be used. To accomplish both of these these goals, pin 11 acts as an input from the host to the
drive prior to PhyRdy for “staggered spin-up control”. Also pin 11 acts as an output from the drive to the host
after PhyRdy for activity indication. The activity indication provided by pin 11 is primaly for use in backplane
application.
A host may only support one pin 11 feature, either receiving activity indication or “staggered spin-up disable
control”. If a host supports receiving activity indication via pin 11, then the host shall not use pin 11 to disable
staggered spin-up. If a host does not support receiving activity indication via pin 11, then the host may use
pin 11 to disable staggered spin-up.
10.2.1.1.1 Activity signal
10.2.1.1.1.1 Activity Signal Electrical definition

The signal the drive provides for activity indication is a low-voltage low-current driver intended for efficient
integration into current and future IC manufacturing processes. The signal is NOT suitable for directly driving
an LED and must first be buffered using a circuit external to the drive before driving an LED.
Table 10.2-1 Drive connector pin 11 activity signal electrical parameters
Parameter Min Value Max Value Description & Conditions

VDin -0.5V 2.1V Tolerated input voltage
VDact 0mV 225mV Drive output voltage when driving low
under the condition ID less than or equal to
300uA
VDinact -0.1V 3.3V Drive output voltage when not driving low
IDinact -100uA 100uA Drive leakage current when not driven
Table 10.2-2 Drive connector pin 11 Host activity signal electrical parameters

VHin -0.5V 3.3V Tolerated input voltage
VHH 2.1V Host voltage presented to drive when drive
not driving signal low.
VHL -0.1V Minimum allowable host voltage that may
be presented to the drive.
IHAct 300uA Host current delivered to drive when drive
driving signal low. Value specified at VDAct
voltage of 0V.

- 29 -
360074232
10.2.1.1.2 Staggered Spin-up Disable Control

Before the drive spins up its media, drives that supported “staggered spin-up disable control” shall detect
whether pin 11 is asserted low by the host. If pin 11 is asserted to low the drive shall disable staggered
spin-up and immediately initiate media spin-up. If pin 11 is not connected in the host (floating), the drive that
supported “staggered spin up disable” through pin 11 shall enable staggered spin-up.
Host staggered spin-up control electrical requirements
Table 10.2-3 Host staggered spin electrical parameters

VHENB 1.8V VHhmax Host voltage presented to drive to not
disable staggered spin-up in drives that
support staggered spin-up control. Value
specified for all allowable IDinact leakage
currents.
VHdis -0.1V 225mV Host voltage presented to drive to disable
staggered spin-up in drives that support
staggered spin-up control. Value specified
for all allowable IDinact leakage currents.
If supported, the drive will sample the staggered spin-up disable condition after the DC power is applied and
before PhyRdy is asserted.

- 30 -
360074232
10.3 Interface connector
10.3.1 Serial ATA interface connector
Power Segment P1 Signal Segment S1
Figure 3 Serial ATA interface connector

- 31 -
360074232
10.3.2 Pin Assignment

The following table describes all of the pins on Serial ATA connector.
Table 10.3-1 Signal pin assignment
Signal segment key

S1 GND 2nd mate
S2 A+ Differential Pair A from PHY
Signal S3 A-
segment S4 GND 2nd mate
S5 B- Differential Pair B from PHY
S6 B+
S7 GND 2nd mate
Signal segment “L”
Central connector polarizer
Power segment “L”
P1 V33 3.3V power (Unused)
P2 V33 3.3V power (Unused)
P3 V33 3.3V power pre-charge 2nd mate (Unused)
P4 GND 1st mate
P5 GND 2nd mate
P6 GND 2nd mate
P7 V5 5V power pre-charge 2nd mate
P8 V5 5V power
Power
P9 V5 5V power
sgement
P10 GND 2nd mate
P11 Spin/ - Staggered Spin-up mode detect (input)
ACT - Activity LED drive(Output)
*Reference 10.2. 2 .4 Power Segment Pin 11
P12 GND 1st mate
P13 V12 12V power pre-charge 2nd mate (Unused)
P14 V12 12V power (Unused)
P15 V12 12V power (Unused)
Power segment key
Notice: This drive uses 5V power only. 3.3V and 12V power are not used.
10.4 Grounding
HDA (Head Disk Assembly) and DC ground(ground pins on interface) are connected electrically each other.

- 32 -
360074232
10.5 Frame Information Structure (FIS)

A FIS is a group of Dword that convey information between host and drive
10.5.1 Register – Host to Device (RegHD)

See Register Details 10.7
Table 10.5-1 Register – Host to Device layout (48bit LBA mode, EXT commands, NCQ commands)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
0 Features Command C R R Reserved (0) FIS Type (27h)
Device LBA High LBA Mid LBA Low

1
Features (exp) LBA High (exp) LBA Mid (exp) LBA Low (exp)
2
Control Reserved(0) Sector Count (exp) Sector Count

3
Reserved (0) Reserved (0) Reserved (0) Reserved (0)

4
Table 10.5-2 Register – Host to Device layout (CHS mode)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
Device/Head Cylinder High Cylinder Low Sector Number

1

2
Control Reserved(0) Reserved(0) Sector Count

3

4
Table 10.5-3 Register – Host to Device layout (28bit LBA mode)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
Device/LBA 27:24 LBA 23:16 LBA 15:8 LBA 7:0

1

2
Control Reserved(0) Reserved(0) Sector Count

3

4

- 33 -
360074232
Field Name Descriptions

FIS Type Set a value of 27h
C This bit is set to one when the register transfer is due to an update
of the Command Register. The bit is set to zero when the register
transfer is due to an update of the Device Control Register.
Command Contains the contents of the Command register of the Shadow
Command Block
Feature Contains the contents of the Features register of the Shadow
Command Block.
LBA Low Contains the contents of the LBA Low register (48bit LBA
addressing, EXP commands, NCQ commands), LBA 7:0 register
(28 bit LBA addressing) or Sector Number register (CHS
addressing)
LBA Mid Contains the contents of the LBA Mid register (48bit LBA
(28 bit LBA addressing) or Cylinder Low register (CHS addressing).
LBA High Contains the contents of the LBA High register (48bit LBA
(28 bit LBA addressing) or Cylinder High register (CHS addressing).
Device / LBA , Head Contains the contents of the Device register of the Shadow
Command Block. Not used bit 4:0 for 48bit LBA addressing
commands. Bit 4:0 used for LBA 27:24 for 28bit LBA addressing.
Also used head number for CHS addressing.
LBA Low (exp) Contains the contents of the expanded address field of the Shadow
command Block. (48 bit LBA addressing, EXP commands, NCQ
commands)
LBA Mid (exp) Contains the contents of the expanded address field of the Shadow
Command Block. (48 bit LBA addressing, EXP commands, NCQ
commands)
LBA High(exp) Contains the contents of the expanded address field of the Shadow
Command Block. (48bit LBA addressing, EXP commands, NCQ
commands)
Features (exp) Contains the contents of the expanded Feature field of the Shadow
Command Block.
Sector Count Contains the contents of the Sector Count field of the Shadow
Command Block. When the command is using 48bit LBA
addressing, this value is the lower 8bit value for the number of
sectors to be transferred. When the command is using 28bit LBA
addressing or CHS addressing, this value is the number of the
sectors to be transferred.
Sector Count (exp) Contains the contents of the expanded Sector Count field of the
Shadow Command Block.
Control Contains the contents of the Device Control register of the Shadow
Command Block.
R Reserved

- 34 -
360074232
10.5.2 Register – Device to Host (RegDH)

See Register details 10.7
Table 10.5-4 Register – Device to Host layout (48bit LBA mode)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
0 Error Status R I R Reserved (0) FIS Type (34h)

1
Features (exp) LBA High (exp) LBA Mid (exp) LBA Low (exp)
2
Reserved (0) Reserved(0) Sector Count (exp) Sector Count

3

4
Table 10.5-5 Register – Device to Host layout (CHS mode)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

1

2
Reserved (0) Reserved(0) Reserved(0) Sector Count

3

4
Table 10.5-6 Register – Device to Host layout (28bit LBA mode)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

1

2
Reserved (0) Reserved(0) Reserved(0) Sector Count

3

4

- 35 -
360074232
10.5.3 Data
Table 10.5-7 Data FIS Layout
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
0
N Dwords of data
…
(minimum of one Dword – maximum of 2048 Dwords)

- 36 -
360074232
10.5.4 PIO Setup (PIOSU)

See Register details 10.7
Table 10.5-8 PIO Setup Layout(48bit LBA mode: Read/Write Sector(EXT)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

1
Reserved (0) LBA High (exp) LBA Mid (exp) LBA Low (exp)
2
E_STATUS Reserved(0) Sector Count (exp) Sector Count

3
Reserved (0) Reserved (0) Transfer Count

4
Table 10.5-8 PIO Setup Layout (CHS Mode: Commands include PIO data transfer)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

1

2
E_status Reserved(0) Sector Count (exp) Sector Count

3

4
Table 10.5-10 PIO Setup Layout (28bit LBA mode: Read/Write Sector(s),i.e.)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

1

2
E_Status Reserved(0) Reserved(0) Sector Count

3

4

- 37 -
360074232
10.5.5 DMA Activate (DMACT)

Table 10.5-11 DMA Activate Layout (Write DMA/Write DMA Queued/Service (Drive to Host))
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
0 Reserved (0) Reserved (0) R R R Reserved (0) FIS Type (39h)
10.5.6 DMA Setup (DMASU)

Table 10.5-12 DMA Setup Layout (NCQ, Read/Write FpDMA Queued)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
0 Reserved (0) Reserved (0) A I D Reserved (0) FIS Type (41h)
0 TAG
1
0
2
Reserved (0)
3
DMA Buffer Offset

4
DMA Transfer Count

5
Reserved (0)
6
10.5.7 Set Device Bits (SDB)

Table 10.5-13 Set Device Bits Layout (NCQ, Result of Read/Write FpDMA Queued commands)
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
Error R Status R Status N I R Reserved (0) FIS Type (A1h)
0 Hi Low
SActive 31:0
1

- 38 -
360074232
10.5.8 Shadow Register Block Registers, Control Block Registers

Shadow Register Block Registers are interface registers used for delivering commands to the drive or
posting status from the drive.
Table 10.5-14 Shadow Register Block registers
Command Block Registers

WRITE READ
DATA DATA
FEATURES(exp) FEATURES ERROR
SECTOR COUNT (exp) SECTOR COUNT SECTOR COUNT (exp) SECTOR COUNT
LBA Low (exp) (31: 24) SECTOR NUMBER / LBA Low (exp) (31: 24) SECTOR NUMBER /
LBA (7:0) / LBA (7:0) /
LBA Low (7:0) LBA Low (7:0)
LBA Mid (exp) (39:32) CYLINDER Low / LBA Mid (exp) (39:32) CYLINDER Low /
LBA (15:8) / LBA (15:8) /
LBA Mid (15:8) LBA Mid (15:8)
LBA High (exp) (47:40) CYLINDER High / LBA High (exp) (47:40) CYLINDER High /
LBA (23:16) / LBA (23:16) /
LBA High(23:16) LBA High(23:16)
DEVICE , DEVICE ,
HEAD(3:0) (CHS mode) / HEAD(3:0) (CHS mode) /
LBA (27:24) (28bit mode) LBA (27:24) (28bit mode)
COMMAND STATUS
DEVICE CONTROL E Status(PIOSU)

- 39 -
360074232
10.6 Shadow Register Block registers Description

In the following register descriptions, unused write bit should be treated as “don't care”, and unused read bits
should be read as zeros.
10.6.1 ERROR Register

FIS Type RegDH PIOSU
FIS bit position Dword 0: 31:24
10.6.1.1 Operational ( Non Diagnostic ) Mode
The following descriptions are bit definitions for the operational mode including the error information from the
last command. This command is valid only when the ERROR BIT (bit 0) is set.
Table 10.6-1 ERROR register

1
Bit 7 ICRC Interface CRC error was found during the transfer commands
Bit 6 UNC (Uncorrectable Data Error) – This bit indicates that an uncorrectable error has been
encountered in the data field during a read command.
Bit 5 Reserved (No specification for fixed drive)
Bit 4 IDNF (ID Not Found) –The requested sector could not be found.
Bit 2 ABRT (Aborted Command) -- This bit Indicates that the requested command has been aborted
due to the reason reported in the drive status register (Write Fault, Not Seek Complete,
Drive Not Ready, or an invalid command). The status registers and the error registers may
be decoded to identify the cause.
Bit 0 AMNF (AM Not Found) -- This bit is set to indicate that the required Data AM pattern on read
operation has not been found.
10.6.1.2 Diagnostic Mode
The drive enters diagnostic mode immediately after the power -on or after an Execute Diagnostics command.
Error bit in Status Register shall not be set in these cases. The following table shows bit values for the
diagnostic mode.
Table 10.6-2 Diagnostic mode error register
01h No errors
02h Controller register error
03h Buffer RAM error
04h ECC device error
05h CPU ROM/RAM error
06h-0Fh Reserved
10h FFS IC POST error
(FFS model only)
11h-7Fh Reserved
8xh
Other
1
ATA-2 Notes: Prior to the development of ATA-2 standard, this bit was defined as BBK (Bad Block Detected) -- This bit was used to
indicate that the block mark was detected in the target’s ID field. The mark does not exist when shipping from the factory.The Mark will
be written by FORMAT command. Read or Write commands will not be executed in any data fields marked bad. The drive does not
support this bit.
- 40 -
360074232
10.6.2 FEATURES Register
FIS Type RegHD

FIS bit position Dword 0 31:24
This register is used with Set Features command.
10.6.3 FEATURES Exp Register
FIS Type RegHD

FIS bit position Dword 2 : 31:24
Features Exp register is optional register for 48bit LBA addressing mode. (Feature bit15-8)
10.6.4 SECTOR COUNT Register
RegHD RegDH PIOSU

10.6.5 SECTOR COUNT EXP Register
FIS Type RegHD RegDH PIOSU

Sector Count Exp register is optional register for 48bit LBA addressing mode. (Sector Count bit15-8)
10.6.6 SECTOR NUMBER, LBA Low (7:0), LBA (7:0) Register

The target logical sector number (starting from 1) for Read, Write, and Verify commands is set in this
register. After completion of a command, it shows the sector number of the last sector transferred to the
host.
The starting sector number is set in this register for multi-sector operations. But when error occurs during
multi-sector transfer, it shows the number of the sector in which the error has been detected. During
multi-sector transfer, the number of the next sector to be transferred will not necessarily be shown.
In LBA mode, this register contains Bits 0 - 7 logical block address. After completion of a command, the
register is updated to reflect the current LBA Bits.

- 41 -
360074232
10.6.7 CYLINDER Low, LBA Mid (15:8), LBA (15:8) Registers

The high order bits of the starting cylinder number (starting from 0) for Read, Write, Seek, and Verify
commands are set in this register. After completion of the command or sector transfer, the current cylinder
is shown in this register.
In LBA mode, Bits 8 - 15 of the target address in logical block address are contained in this register. After
completion of the command, it shows the Bits 0 - 7 of the last logical block address.
10.6.8 CYLINDER High, LBA High (23:16), LBA (23:16) Registers

The high order bits of the starting cylinder number (starting from 0) for Read, Write, Seek, and Verify
commands are set in this register. After completion of the command or sector transfer, the current cylinder
is shown in this register.
In LBA mode, Bits 16 - 23 of the target address in logical block address are contained in this register. After
completion of the command, it shows the Bits 0 - 7 of the last logical block address.
10.6.9 LBA Low EXP (24:31) Register

LBA Low EXP register is optional register for 48bit LBA addressing mode.
10.6.10 LBA Mid EXP (39:32) Register
RegHD RegDH PIOSU

LBA MId EXP register is optional register for 48bit LBA addressing mode.
10.6.11 LBA High EXP (47:40) Register

FIS bit position Dword 2 23:16
LBA High EXP register is optional register for 48bit LBA addressing mode.

- 42 -
360074232
10.6.12 DEVICE / HEAD (3:0), LBA (27-24) Register

The value of this register is used to select the drive, Drive0 or Drive1, and head. On multiple sector
read/write operation that requires to cross track boundaries, the head select bit will be updated to reflect the
currently selected head number.
Table 10.6-3 DEVICE/HEAD register
Bit 7 Reserved (recommended to set 1)

Bit 6 L (Select LBA mode) L=0: CHS mode. L=1: LBA mode.
Bit 4 DEV (Device Select):
- (Single mode:Master Device only) should be 0.
Bit 3 - HS3-HS0 (Head Select Bits) / LBA [27:24] (28bit mode)
Bit 0
-- Bits 3 through 0 determine the required read/write head. Bit 0 is the least-significant bit.
If the L bit is equal to one (28bit LBA mode), the HS3 through HS0 bits contain bits 27
through 24.
Note:Do not use "HS3-HS0" in the 48bit LBA command

- 43 -
360074232
10.6.13 STATUS Register

FIS Type RegDH PIOSU SDB
This register contains the command status. The contents of the register are updated at the completion of
each command and whenever the error occurs. The host system reads this register in order to acknowledge
the status and the result of each operation.
When the BSY bit (bit 7) is set, no other bits in the register are valid. And read/write operations of any other
register are negated in order to avoid the returning of the contents of this register instead of the other
resisters’ contents.
If the host reads this register when an interrupt is pending, interrupt request (INTRQ) is cleared in order to
work as Interrupt Acknowledge.
The bits of the status register are defined as below:
Table 10.6-4 STATUS register
Bit 7 BSY (Busy) -- This bit is set when Host Reset (HRST) line is activated or Software Reset (SRST) bit in
Device Control register is set or when the COMMAND register is written and until a command is
completed but when Data Request is set to 1, this bit shall be reset. The host shouldn’t write or read
any registers when BSY = 1.
Bit 6 DRDY (Drive ready) -- DRDY=1 when seek complete bit (bit 4) = 1, indicates that the drive is ready to
respond read, write, or seek command. DRDY=0 indicates that read, write and seek are negated. A
command execution shall be interrupted if Not-Ready condition occurs during a command execution
and will be reset until the next command whether the drive condition is Ready or Not Ready. Error
bit is set on this occasion and will be reset just after power on and set again after the drive begins
revolving at normal speed and gets ready to receive a command.
Bit 5 DF (Device Fault) -- DF=1 indicates that the drive has detected a fault condition during the execution of a
Read Write commands; read, write, and seek commands are negated and Error bit is set. DF is set
to 1 until the next command, whether the drive is in fault condition or not.
Bit 4 DSC2 (Drive Seek Complete) – DSC= 1 indicates that a seek operation has been completed. DSC is set
to 0 when a command accompanied by a seek operation begins. If a seek is not complete, a
command is terminated and this bit is not changed until the Status Register is read by the host. This
bit remains reset immediately after power on until the drive starts revolving at a nominal speed and
gets ready to receive command.
Bit 3 DRQ (Data Request) -- DRQ=1 indicates that the sector buffer requires 1 sector of data during a Read or
Write command.
Bit 2 Reserved
Bit 1 Reserved
Bit 0 ERR (Error) -- ERR = 1 indicates that an error occurred during execution of the previous command. The
cause of the error is reported on the other bit or in the error register. The error bit can be reset by
the next command from the controller. When this bit is set, a multi-sector operation is negated.
2
ATA-2 Notes: Prior to ATA-2 standard, this bit indicated that the device was on track. This bit may be used for other purposes in
future standards. For compatibility the drive supports this bit as ATA-1 specifies. User is recommended not to use this bit.
- 44 -
360074232
10.6.14 Command Register

FIS Type RegHD
The command register accepts commands for the drive to perform fixed disk operations. Commands are
executed when the Shadow Block Registers are loaded and the command register is written and only when:
The status is not busy (BSY is inactive).
and
DRDY (drive ready) is active.
10.6.15 DEVICE CONTROL Register

FIS Type RegHD
To change these register bits, C bit(DWord 0 bit15) of RegHD should be clear.
Table 10.6-5 DEVICE CONTROL register
Bit 7 Obsolete (recommended to set 0)

Bit 6-4 not used (recommended to set 0)
Bit 2 SRST (Soft Reset) -- SRST= 1 indicates that the drive is held reset and sets BSY bit in Status
register. All internal registers are reset as shown in Table 10.13-1.
Bit 1 Obsolete (recommended to set 0)
Bit 0 not used (recommended to set 0)

- 45 -
360074232
Table 10.6-6 Command Name & Code
Command
PARAMETERS USED
Command Name Code
DRV HD CY SN SC FT
CHECK POWER MODE E5 / 98h X X X X O X
DEVICE CONFIGURATION OVERLAY B1h X X X X X O
DOWNLOAD MICROCODE 92h X X O O O O
EXECUTE DIAGNOSTICS 90h X X X X X X
FLUSH CACHE E7h X X X X X X
FLUSH CACHE EXT EAh X X X X X X
IDENTIFY DEVICE ECh X X X X X X
IDLE E3 / 97h X X X X O X
IDLE IMMEDIATE E1 / 95h X X O O O O
INITIALIZE DEVICE PARAMETERS 91h X O X X O X
NOP 00h X X X X X X
RECALIBRATE 1xh X X X X X X
READ BUFFER E4h X X X X X X
Read DMA C8h O O O O O X
Read DMA EXT 25h X X O O O X
Read FPDMA QUEUED 60h O X O O O O
Read LOG DMA EXT 47h X X O O O X
Read LOG EXT 2Fh X X O O O X
READ MULTIPLE C4h O O O O O X
READ MULTIPLE EXT 29h X X O O O X
READ NATIVE MAX ADDRESS F8h O O X X X X
READ NATIVE MAX ADDRESS EXT 27h X X X X X X
READ SECTOR(s) 20h O O O O O X
READ SECTOR(s) EXT 24h X X O O O X
READ VERIFY SECTOR(s) 40h O O O O O X
READ VERIFY SECTOR(s) EXT 42h X X O O O X
SECURITY DISABLE PASSWORD F6h X X X X X X
SECURITY ERASE PREPARE F3h X X X X X X
SECURITY ERASE UNIT F4h X X X X X X
SECURITY FREEZE LOCK F5h X X X X X X
SECURITY SET PASSWORD F1h X X X X X X
SECURITY UNLOCK F2h X X X X X X
SEEK 7xh O O O O X X
SET FEATURES EFh X X X X O O
SET MAX ADDRESS F9h O O O O O X
SET MAX ADDRESS EXT 37h X X O O O X
SET MULTIPLE MODE C6h O X X X O X
SLEEP E6 / 99h X X X X O X
SMART B0h X X O O O O
STANDBY E2 / 96h X X X X O X
STANDBY IMMEDIATE E0 / 94h X X X X O X
WRITE BUFFER E8h X X X X X X
WRITE DMA CAh O O O O O X
Write DMA EXT 35h X X O O O X
Write DMA FUA EXT 3Dh X X O O O X
Write FPDMA Queued 61h O X O O O O
Write LOG DMA EXT 57h X X O O O X
Write LOG EXT 3Fh X X O O O X
WRITE MULTIPLE C5h O O O O O X
WRITE MULTIPLE EXT 39h X X O O O X
WRITE MULTIPLE FUA EXT CEh X X O O O X
WRITE SECTOR(s) 30h O O O O O X
WRITE SECTOR(s) EXT 34h X X O O O X
WRITE UNCORRECTABLE EXT 45h X X O O O O
WRITE VERIFY 3Ch O O O O O X

- 46 -
360074232
Note: O and X are defined as follows.

O = Must contain valid information for this command.
X = Don't care for this command.
Parameters are defined as follows.

DRV = DRIVE SELECT bit (bit 4 in DRIVE/HEAD register)
HD = HEAD (3:0) (CHS mode) / LBA (27:24) register.(28bit LBA mode)
CY = CYLINDER (High , Low) / LBA (47:32) , LBA (23:8) register.
SN = SECTOR NUMBER / LBA (31:24) , LBA (7:0)register.
SC = SECTOR COUNT , SECTOR COUNT EXP register
FT = FEATURES , FEATURES EXP register

- 47 -
360074232
10.7 Command Descriptions
The drive interprets the commands written in the command register by the host system and executes them.
This table shows the drive’s response to the valid commands written in command-register.
Table 10.7-1 Status & Error register (1/2)
Command Status register Error register

DRDY DF CORR ERR ICRC UNC IDNF ABRT TK0NF AMNF
CHECK POWER MODE    
DEVICE CONFIGRATION    
RESTORE
DEVICE CONFIGRATION    
FRESZE LOCK
DEVICE CONFIGRATION IDENTIFY    
DEVICE CONFIGRATION SET     
DOWNLOAD MICROCODE     
EXECUTE DEVICE DIAGNOSTIC    See Table 10.6-2
FLUSH CACHE (EXT)     
IDENTIFY DEVICE    
IDLE    
IDLE IMMEDIATE    
INITIALIZE DEVICE PARAMETERS  
READ BUFFER    
READ DMA (EXT)        
READ FPDMA QUEUED        
READ LOG DMA EXT        
READ LOG EXT        
READ MULTIPLE (EXT)        
READ NATIVE MAX ADDRESS  
(EXT)
READ SECTOR(S) (EXT)        
READ VERIFY SECTOR(S) (EXT)       
RECALIBRATE     
SECURITY DISABLE PASSWORD     
SECURITY ERASE PREPARE    
SECURITY ERASE UNIT     
SECURITY FREEZE LOCK    
SECURITY SET PASSWORD     
SECURITY UNLOCK     
SEEK     
SET FEATURES    
SET MAX ADDRESS (EXT)    
SET MAX SET PASSWORD    
SET MAX LOCK   
SET MAX UNLOCK    
SET MAX FLEEZE LOCK   
SET MULTIPLE MODE    
SLEEP    
SMART Enable/Disable    
Attribute Autosave
SMART ENABLE/DISABLE    
Automatic Off-line
SMART Disable Operations    
SMART Enable Operations    
SMART Return Status    
SMART Read Attribute Values      

- 48 -
360074232
Status & Error register (2/2)
Command Status register Error register

DRDY DF CORR ERR ICRC UNC IDNF ABRT TK0NF AMNF
SMART Read Attribute Thresholds    
SMART Save Attribute Values    
SMART Execute Off-line Immediate     
SMART Read Log Sector       
SMART Write Log Sector      
STANDBY    
STANDBY IMMEDIATE    
WRITE BUFFER     
WRITE DMA (EXT)      
WRITE DMA FUA EXT      
WRITE FPDMA QUEUED      
WRITE LOG DMA EXT      
WRITE LOG EXT      
WRITE MULTIPLE (EXT)      
WRITE MULTIPLE FUA EXT      
WRITE SECTOR(S) (EXT)      
WRITE UNCORRECTABLE EXT     
WRITE VERIFY     
Invalid command code    
 = valid on this command

- 49 -
360074232
10.7.1 CHECK POWER MODE (E5h/98h)
At Command issuance Normal Completion

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
COMMAND 1 1 1 0 0 1 0 1 Status information
1 0 0 1 1 0 0 0
DEVICE 1 L 1 0 Reserved 1 L 1 0 Reserved
LBA High Reserved Reserved
LBA Mid Reserved Reserved
LBA Low Reserved Reserved
SECTOR COUNT Reserved 00h or FFh
FEATURES Reserved ---
ERROR --- Error infomation
SC result value=00 indicates that the drive is in stand-by mode or going into stand-by mode or is shifting
from stand-by mode into idle mode.
SC result value = FFh indicates that the drive is in idle mode.
10.7.2 DEVICE CONFIGURATION (B1h)
This command has a number of separate functions which can be selected via the Feature Register when the
command is issued. The subcommands and their respective codes are listed below.
Subcommand Feature Register

DEVICE CONFIGURATION RESTORE C0h
DEVICE CONFIGURATION FREEZE LOCK C1h
DEVICE CONFIGURATION IDENTIFY C2h
DEVICE CONFIGURATION SET C3h
10.7.2.1 DEVICE CONFIGURATION Restore

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA High na Reserved
LBA Mid na Reserved
LBA Low na Reserved
SECTOR COUNT na Reserved
FEATURES C0h ---
The DEVICE CONFIGURATION RESTORE command disables any setting previously made by a DEVICE
CONFIGURATION SET command and returns the content of the IDENTIFY DEVICE command response to
the original settings as indicated by the data returned from the execution of a DEVICE CONFIGURATION
IDENTIFY command.

- 50 -
360074232
10.7.2.2 DEVICE CONFIGURATION Freeze Lock

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES C1h ---
The DEVICE CONFIGURATION FREEZE LOCK command prevents accidental modification of the Device
Configuration Overlay settings. After successful execution of a DEVICE CONFIGURATION FREEZE LOCK
command, all DEVICE CONFIGURATION SET, DEVICE CONFIGURATION FREEZE LOCK, DEVICE
CONFIGURATION IDENTIFY, and DEVICE CONFIGURATION RESTORE commands are aborted by the
drive.
The DEVICE CONFIGURATION FREEZE LOCK condition shall be cleared by a power-down.
The DEVICE CONFIGURATION FREEZE LOCK condition shall not be cleared by hardware or software
reset.
10.7.2.3 DEVICE CONFIGURATION Identify

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES C2h ---
The DEVICE CONFIGURATION IDENTIFY command returns a 512 byte data structure via PIO data-in
transfer. The content of this data structure indicates the selectable commands, modes, and feature sets that
the device is capable of supporting. If a DEVICE CONFIGURATION SET command has been issued
reducing the capabilities, the response to an IDENTIFY DEVICE command will reflect the reduced set of
capabilities, while the DEVICE CONFIGURATION IDENTIFY command will reflect the entire set of
selectable capabilities.
The format of the Device Configuration Overlay data structure is shown in Table 10.7-9.

- 51 -
360074232
Table 10.7-2 Device Configuration Identify data stracture
Word Content
0 Data structure revision
1 Multiword DMA modes supported
15-3 Reserved
2 1 = Multiword DMA mode 2 and below are supported
0 1 = Multiword DMA mode 0 is supported
2 Ultra DMA modes supported
15-6 Reserved
6 1 = Ultra DMA mode 6 and below are supported
0 1 = Ultra DMA mode 0 is supported
3-6 Maximum LBA address
7 Command set/feature set supported
15-14 Reserved
13 1 = SMART Conveyance self-test supported
12 1 = SMART Selective self-test supported
11 1 = Forced Unit Access supported
10 Reserved
9 1 = Streaming feature set supported
8 1 = 48-bit Addressing feature set supported
7 1 = Host Protected Area feature set supported
6 1 = Automatic acoustic management supported
5 1 = READ/WRITE DMA QUEUED commands supported
4 1 = Power-up in Standby feature set supported
3 1 = Security feature set supported
2 1 = SMART error log supported
1 1 = SMART self-test supported
0 1 = SMART feature set supported
8 Serial ATA feature set supported
15-5 Reserved (0)
4 1 = Software Settings Preservation supported
3 1 = Asynchronous Notification supported
2 1 = Interface power management supported
1 1 = Non-zero buffer offsets in DMA Setup FIS supported
0 1 = Native command queuing supported
9-20 Reserved
21 Command set/feature set supported part 2
15-14 Reserved
13 1= WRITE UNCORRECTABLE EXT supported
12 Reserved
11 1 = Freefall Control feature set supported (Optional)
10-0 Reserved
22-254 Reserved
255 Integrity word
15-8 Checksum
7-0 Signature

- 52 -
360074232
10.7.2.3.1.1 Word 0: Data structure revision

Word 0 shall contain the value 0002h.
10.7.2.3.1.2 Word 1: Multiword DMA modes supported

Word 2 bits 2-0 contain the same information as contained in word 63 of the IDENTIFY DEVICE command
response. Bits 15-3 of word 2 are reserved.
10.7.2.3.1.3 Word 2: Ultra DMA modes supported

Word 2 bits 5-0 contain the same information as contained in word 88 of the IDENTIFY DEVICE command
response. Bits 15-6 of word 2 are reserved.
10.7.2.3.1.4 Words 3-6: Maximum LBA address

Words 4 through 7 define the maximum LBA address. This is the highest address accepted by the drive in
the factory default condition. If no DEVICE CONFIGURATION SET command has been executed modifying
the factory default condition, this is the same value as that returned by a READ NATIVE MAX ADDRESS or
READ NATIVE MAX ADDRESS EXT command.
10.7.2.3.1.5 Word 7: Command/features set supported

Word 7 bit 0 if set to one indicates that the drive is capable of supporting the SMART feature set.
Word 7 bit 1 if set to one indicates that the drive is capable of supporting SMART self-test including the
self-test log.
Word 7 bit 2 if set to one indicates that the drive is capable of supporting SMART error logging.
Word 7 bit 3 if set to one indicates that the drive is capable of supporting the Security feature set.
Word 7 bit 4 if set to one indicates that the drive is capable of supporting the Power-up in Standby feature
set.
Word 7 bit 5 if set to one indicates that the drive is capable of supporting the READ DMA QUEUED and
WRITE DMA QUEUED commands.
Word 7 bit 6 if set to one indicates that the drive is capable of supporting the Automatic Acoustic
Management feature set.
Word 7 bit 7 if set to one indicates that the drive is capable of supporting the Host Protected Area feature
set.
Word 7 bit 8 if set to one indicates that the drive is capable of supporting the 48-bit Addressing feature set.
Word 7 bit 9 if set to one indicates that the drive is capable of supporting the Streaming feature set.
Word 7 bit 10 Reserved.
Word 7 bit 11 if set to one indicates that the drive is capable of supporting the Force Unit Access
commands.
Word 7 bit 12 if set to one indicates that the drive is capable of supporting the SMART Selective self-test.
Word 7 bit 13 if set to one indicates that the drive is capable of supporting the SMART Conveyance
self-test.
Word 7 bits 14 through 15 are reserved.
10.7.2.3.1.6 Word 8: Serial ATA features set supported

Word 8 bit 0 if set to one indicates that the drive is capable of supporting Native Command Queuing.
Word 8 bit 1 if set to one indicates that the drive is capable of supporting non-zero offsets in the DMA Setup
FIS.
Word 8 bit 2 if set to one indicates that the drive is capable of supporting interface power management
requests.
Word 8 bit 3 if set to one indicates that the drive is capable of supporting Asynchronous Notification.
Word 8 bit 4 if set to one indicates that the drive is capable of supporting Software Settings Preservation.
10.7.2.3.1.7 Words 8-20: Reserved

- 53 -
360074232
10.7.2.3.1.8 Word 21:Command set/feature set supported part 2

Word 21 bits 0 through 10 are reserved
Word 21 bits 11 if set to one indicates that the drive is capable of supporting Freefall Control feature set.
(Optional)
Word 21 bit 13 if set to one indicates that the drive is capable of supporting WRITE UNCORRECTABLE EXT.
Word 21 bits 12 reserved.

10.7.2.3.1.9 Words 22-254: Reserved
10.7.2.3.1.10 Word 255: Integrity word

Bits 7:0 of this word shall contain the value A5h. Bits 15:8 of this word shall contain the data structure
checksum. The data structure checksum shall be the two’s complement of the sum of all byte in words 0
through 254 and the byte consisting of bits 7:0 of word 255. Each byte shall be added with unsigned
arithmetic, and overflow shall be ignored. The sum of all bytes is zero when the checksum is correct.
10.7.2.4 DEVICE CONFIGURATION Set

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES C3h ---
10.7.2.4.1 Error outputs
Register 7 6 5 4 3 2 1 0
STATUS BSY DRDY DF na DRQ na na ERR
DEVICE 1 L 1 0 na
LBA High Word location
LBA Mid Bit location high
LBA Low Bit location low
SECTOR COUNT na
ERROR na na na na na ABRT na na
STATUS register --
BSY Shall be cleared to zero indicating command completion.
DRDY Shall be set to one.
DF Shall be set to one if a device fault has occurred.
DRQ Shall be cleared to zero.
ERR Sshall be set to one if an Error register bit is set to one.
LBA High --
If the command was aborted because an attempt was made to modify a bit that cannot be modified with
the drive in its current state, this register shall contain the offset of the first word encountered that cannot
be changed. If an illegal maximum LBA address is encountered, the offset of word 3 shall be entered. If a
checksum error occurred, the value FFh shall be entered. A value of 00h indicates that the Data
Structure Revision was invalid.
- 54 -
360074232
LBA Mid –
If the command was aborted because an attempt was made to modify a mode or feature that cannot be
modified with the drive in its current state, this register shall contain bits (15:8) set in the bit positions that
correspond to the bits in the device configuration overlay data structure words 1, 2, or 7 for each mode or
feature that cannot be changed. If not, the value shall be 00h.
LBA Low –
If the command was aborted because an attempt was made to modify a mode or feature that cannot be
modified with the drive in its current state, this register shall contain bits (7:0) set in the bit positions that
correspond to the bits in the device configuration overlay data structure words 1, 2, or 7 for each mode or
feature that cannot be changed. If not, the value shall be 00h.
ERROR register --
ABRT shall be set to one if the drive does not support this command, if a DEVICE CONFIGURATION
SET command has already modified the original settings as reported by a DEVICE CONFIGURATION
IDENTIFY command, if DEVICE CONFIGURATION FREEZE LOCK is set, if any of the bit modification
restrictions described in this section are violated, or if a Host Protected Area has been established by the
execution of a SET MAX ADDRESS command.
10.7.2.4.2 Description
The DEVICE CONFIGURATION SET command allows a device manufacturer or a personal computer
system manufacturer to reduce the set of optional commands, modes, or feature sets supported by a
device as indicated by a DEVICE CONFIGURATION IDENTIFY command.
The DEVICE CONFIGURATION SET command transfers an overlay that modifies some of the bits set in
words 63, 82, 83, 84, and 88 of the IDENTIFY DEVICE command response.
When the bits in these words are cleared, the drive shall no longer support the indicated command,
mode, or feature set. If a bit is set in the overlay transmitted by the drive that is not set in the overlay
received from a DEVICE CONFIGURATION IDENTIFY command, no action is taken for that bit.
Modifying the maximum LBA address of the drive also modifies the address value returned by a READ
NATIVE MAX ADDRESS or READ NATIVE MAX ADDRESS EXT command.
The format of the overlay transmitted by the drive is described in Table 10.7-10. The restrictions on
changing these bits is described in the text following Table 10.7-10. If any of the bit modification
restrictions described are violated, the drive shall return command aborted.

- 55 -
360074232
Table 10.7-3 Device Configuration Overlay data stracture
Word Content
0 Data structure revision
1 Multiword DMA modes supported
15-3 Reserved
0 1 = Multiword DMA mode 0 is supported
2 Ultra DMA modes supported
15-6 Reserved
0 1 = Ultra DMA mode 0 is supported
3-6 Maximum LBA address
7 Command set/feature set supported
15-14 Reserved
13 1 = SMART Conveyance self-test supported
12 1 = SMART Selective self-test supported
11 1 = Forced Unit Access supported
10 Reserved
9 1 = Streaming feature set supported
8 1 = 48-bit Addressing feature set supported
7 1 = Host Protected Area feature set supported
6 1 = Automatic acoustic management supported
5 1 = READ/WRITE DMA QUEUED commands supported
4 1 = Power-up in Standby feature set supported
3 1 = Security feature set supported
2 1 = SMART error log supported
1 1 = SMART self-test supported
0 1 = SMART feature set supported
8 Serial ATA feature set supported
15-5 Reserved (0)
4 1 = Software Settings preservation supported
3 1 = Asynchronous Notification supported
2 1 = Interface power management supported
1 1 = Non-zero buffer offsets in DMA Setup FIS supported
0 1 = Native command queuing supported
9-20 Reserved
21 Command set/feature set supported part 2
15-14 Reserved
13 1= WRITE UNCORRECTABLE EXT supported
12 Reserved
11 1 = Freefall Control feature set supported (Optional)
10-0 Reserved
22-254 Reserved
255 Integrity word
15-8 Checksum
7-0 Signature

- 56 -
360074232
10.7.2.4.2.1 Word 0: Data structure revision
Word 0 shall contain the value 0001h.
10.7.2.4.2.2 Word 1: Multiword DMA modes supported
Word 1 bits 15:3 are reserved.
Word 1 bit 2 Cleared to disable support for Multiword DMA mode 2 and has the effect of clearing bit 2 in
word 63 of the IDENTIFY DEVICE response. This bit shall not be cleared if Multiword DMA
mode 2 is currently selected.
Word 1 bit 1 Cleared to disable support for Multiword DMA mode 1 and has the effect of clearing bit 1 in
word 63 of the IDENTIFY DEVICE response. This bit shall not be cleared if Multiword DMA
mode 2 is supported or Multiword DMA mode 1 or 2 is selected.
Word 1 bit 0 shall not be cleared.
10.7.2.4.2.3 Word 2: Ultra DMA modes supported
Word 2 bit 6 Cleared to disable support for Ultra DMA mode 6 and has the effect of clearing bit 6 in word
88 of the IDENTIFY DEVICE response. This bit shall not be cleared if Ultra DMA mode 6 is
currently selected.
88 of the IDENTIFY DEVICE response. This bit shall not be cleared if Ultra if Ultra DMA mode
5 is currently selected.
88 of the IDENTIFY DEVICE response. This bit shall not be cleared if Ultra DMA mode 5 is
supported or if Ultra DMA mode 5 or 4 is selected.
88 of the IDENTIFY DEVICE response. This bit shall not be cleared if Ultra DMA mode 5 or 4
is supported or if Ultra DMA mode 5, 4, or 3 is selected.
Word 2 bit 2 Ceared to disable support for Ultra DMA mode 2 and has the effect of clearing bit 2 in word 88
of the IDENTIFY DEVICE response. This bit shall not be cleared if Ultra DMA mode 5, 4, or 3
is supported or if Ultra DMA mode 5, 4, 3, or 2 is selected.
88 of the IDENTIFY DEVICE response. This bit shall not be cleared if Ultra DMA mode 5, 4, 3,
or 2 is supported or if Ultra DMA mode 5, 4, 3, 2, or 1 is selected.
88 of the IDENTIFY DEVICE response. This bit shall not be cleared if Ultra DMA mode 5, 4, 3,
2, or 1 is supported or if Ultra DMA mode 5, 4, 3, 2, 1, or 0 is selected.
10.7.2.4.2.4 Words 3-6: Maximum LBA address
Words 3 through 6 define the maximum LBA address. This shall be the highest address accepted by the
drive after execution of the command. When this value is changed, the content of IDENTIFY DEVICE
words 60, 61 100, 101, 102, and103 shall be changed as described in the SET MAX ADDRESS and SET
MAX ADDRESS EXT command descriptions to reflect the maximum address set with this command. This
value shall not be changed and command aborted shall be returned if a Host Protected Area has been
established by the execution of a SET MAX ADDRESS or SET MAX ADDRESS EXT command with an
address value less than that returned by a READ NATIVE MAX ADDRESS or READ NATIVE MAX
ADDRESS EXT command.. Any data contained in the Host Protected Area is not affected.

- 57 -
360074232
10.7.2.4.2.5 Word 7: Command/features set supported

Word 7 bit 8 Cleared to disable support for the 48-bit Addressing feature set and has the effect of clearing
bit 10 in words 83 and 86 and clearing the value in words 103:100 of the IDENTIFY DEVICE
response.
Word 7 bit 7 Cleared to disable support for the Host Protected Area feature set and has the effect of
clearing bit 10 in words 82 and 85 and clearing bit 8 in words 83 and 86 of the IDENTIFY
DEVICE response. If a Host Protected Area has been established by use of the SET MAX
ADDRESS command, these bits shall not be cleared and the drive shall return command
aborted.
Word 7 bit 6 Cleared to disable for the Automatic Acoustic Management feature set and has the effect of
clearing bit 9 in word 83 and word 94 of the IDENTIFY DEVICE response.
Word 7 bit 5 Cleared to disable support for the READ DMA QUEUED and WRITE DMA QUEUED
commands and has the effect of clearing bit 1 in words 83 and 86 of the IDENTIFY DEVICE
response.
Word 7 bit 4 Cleared to disable support for the Power-up in Standby feature set and has the effect of
clearing bits 5 and 6 in words 83 and 86 and clearing the value in word 94 of the IDENTIFY
DEVICE response. If Power-up in Standby has been enabled by a jumper, these bits shall not
be cleared.
Word 7 bit 3 Cleared to disable support for the Security feature set and has the effect of clearing bit 1 in
words 82 and 85 of the IDENTIFY DEVICE response. These bits shall not be cleared if the
Security feature set has been enabled.
Word 7 bit 2 Cleared to disable support for the SMART error logging and has the effect of clearing bit 0 in
words 84 and 87 of the IDENTIFY DEVICE response.
Word 7 bit 1 Cleared to disable support for the SMART self-test and has the effect of clearing bit 1 in words
84 and 87 of the IDENTIFY DEVICE response.
Word 7 bit 0 Cleared to disable support for the SMART feature set and has the effect of clearing bit 0 in
words 82 and 85 of the IDENTIFY DEVICE response. If bits 1 and 2 of word 7 are not cleared
to zero or if the SMART feature set has been enabled by use of the SMART ENABLE
OPERATIONS command, these bits shall not be cleared and the drive shall return command
aborted.
10.7.2.4.2.6 Word 8: Serial ATA feature set supported

Word 8 bit 0 Cleared to disable support for the Native Command Queuing and Word 76 bit 8, Word 78 bit
1, Word 78 bit 2,Word 78 bit 4, Word 79 bit 1, Word 79 bit 2, and Word 79 bit 4 of IDENTIFY
device will all be cleared to zero.
Word 8 bit 1 Cleared to disable support for the non-zero offsets in the DMA Setup FIS. But now, non-zero
offsets in DMA Setup FIS feature not supported so, no effect happen when change this bit.
Word 8 bit 2 Cleard to disable support for the interface power management requests and Word 76 bit 9,
Word 78 bit 3, and Word 79 bit 3 of IDENTIFY DEVICE will all be cleared to zero.
Word 8 bit 3 Cleared to disable support for the Asynchronous Notification. But now, Asynchronous
Notification not supported by the drive, this bit does not affect the operation of the drive.
Word 8 bit 4 Cleared to disable support for the Software Settings Preservation and Word 78 bit 6 and Word
79 bit 6 of IDENTIFY DEVICE will be cleared to zero.
Word 8 bits 5 through 15 are reserved and shall be cleared to zero.

- 58 -
360074232
10.7.2.4.2.7 Words 9-20: Reserved
10.7.2.4.2.8 Words 21: Command set/feature set supported part 2

Word 21 bits 0 through 10 are reserved and shall be cleared to zero.
Word 21 bit 11 Cleard to disable support for Freefall Control feature set and word 119 bit 5, word 120 bit 5,
word 53 bit 15:8 of the IDENTIFY DEVICE will all be cleared to zero. (Optional)
Word 21 bit 12 reserved.
Word 21 bit 13 Cleard to disable support for WRITE UNCORRECTABLE EXT and word 119 bit 2, word
120 bit 2 of the IDENTIFY DEVICE will all be cleared to zero.
Word 21 bits14 through 15 are reserved and shall be cleared to zero.
10.7.2.4.2.9 Words 22-254: Reserved
10.7.2.4.2.10 Word 255: Integrity word
Bits 7:0 of this word shall contain the value A5h. Bits 15:8 of this word shall contain the data structure
checksum. The data structure checksum shall be the two’s complement of the sum of all byte in words 0
through 254 and the byte consisting of bits 7:0 of word 255. Each byte shall be added with unsigned
arithmetic, and overflow shall be ignored. The sum of all bytes is zero when the checksum is correct.

- 59 -
360074232
10.7.3 DOWNLOAD MICROCODE (92h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA High Buffer offset(15:8) [*1] / na na
LBA Mid Buffer offset(7:0) [*1] / na na
LBA Low Number of Sector(15:8) na
SECTOR COUNT Number of Sector(7:0) 01h or 02h [*1] / na
FEATURES Subcommand Code ---
[*1] : Only used for FT=03h, otherwise na
This command enables the host to alter the drive’s microcode. The data transferred using the
DOWNLOAD MICROCODE command is vendor specific.
All transfers shall be an integer multiple of the sector size. The size of the data transfer is determined by the
contents of the Sector Number register and the Sector Count register. The Sector Number register shall be
used to extend the Sector Count register to create a 16-bit sector count value. The Sector Number register
shall be the most significant eight bits and the Sector Count register shall be the least significant eight bits. A
value of zero in both the Sector Number register and the Sector Count register shall specify no data is to be
transferred. This allows transfer sizes from 0 bytes to 33,553,920 bytes, in 512 byte increments.
The Features register shall be used to determine the effect of the DOWNLOAD MICROCODE command.
The values for the Features register are suppored:
－03h - Download with offsets and save microcode for immediate and future use.
－07h - Download and save microcode for immediate and future use.
The Download with offsets and save microcode for immediate and future use allows the application
client to transfer microcode in two or more DOWNLOAD MICROCODE commands.
The download block count value in the Count and Sector Number register shall specify how many 512-byte
blocks of data are being transferred in one command.
The Buffer Offset value is defined by the value in Cylinder Register. The buffer offset value is the starting
location in the data relative to the last successful DOWNLOAD MICROCODE command received by the
device with a Buffer Offset of zero. The buffer offset value is the byte count divided by 512.
If the current buffer offset is not equal to the sum of the previous DOWNLOAD MICROCODE command
buffer offset and the previous sector count, then the device reports command aborted for the DOWNLOAD
MICROCODE command and discards all previously downloaded microcode. The first DOWNLOAD
MICROCODE command shall have a buffer offset of zero.
If the device receives a command other than DOWNLOAD MICROCODE prior to the receipt of the last
segment, then the device processes the new command and discards previously downloaded microcode.
During the processing of a power-on reset, a hardware reset, or a software reset prior to applying the new
microcode, the device discards any received microcode segments.
Please refer to ATA8-ACS for details.

- 60 -
360074232
10.7.4 IDENTIFY DEVICE (ECh)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
DEVICE 1 L 1 0 na 1 L 1 0 Reserved
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
The identify device command requests the drive to transfer parameter information to the host. When the
command is issued, the drive sets BSY, stores the required parameter information in the sector buffer, sets
the DRQ bit, and issues an interrupt. The host may read the parameter information of the sector buffer.
The parameter words in the buffer are arranged as shown in Table 10.7-4.
Table 10.7-4 Identify Information
WORD DESCRIPTION Hex.

0 General configuration 0040
15 0=ATA device
14-8 Reserved
7 1=Removable cartridge device
6 1=Fixed device
5-3 Reserved
2 Response incomplete
1-0 Reserved
1 Number of default logical cylinders [1*]
2 Specific configuration C837
3 Number of default logical heads [2*]
4 Reserved 0000
5 Reserved 0000
6 Number of default logical sectors h logical track [3*]
7-9 Reserved
10-19 Serial Number (20 ASCII characters)
20 Reserved 0000
21 Buffer Size 4000
22 Reserved 0000
23-26 Firmware Revision (8 ASCII characters)
27-46 Controller model # (40 ASCII characters)
47 15-8 80h 8010
7-0 00h = READ/WRITE MULTIPLE command not implemented
01h- FFh = Maximum number of sectors that can be transferred per
interrupt on READ/WRITE MULTIPLE commands
48 Reserved 0000
49 Capabilities 2F00
15-14 Reserved
13 1=Standby timer values as specified in ATA/ATAPI-6 specification are
supported
0=Standby timer values are vendor specific
12 Reserved
11 1=IORDY supported
10 1=IORDY can be disabled
9 1=LBA supported
8 1=DMA supported
7-0 Reserved

- 61 -
360074232
Identify Information (Continued)
WORD DESCRIPTION Hex

50 Capabilities 4000
15 0 (Fixed)
14 1 (Fixed)
13-1 Reserved
0 1= a device specific Standby timer value minimum.
51 15-8 PIO data transfer cycle timing mode 0200
7-0 Reserved
52 Reserved 0000
53 15-8 FFS Sensitivity level 0007
00h = Use the Vendor’s recommended setting
01h - FFh = the values set the sensitivity from host.
7-3 Reserved
2 1=the fields reported word 88 are valid
0=the fields reported word 88 are not valid
1 1=the fields reported words 64-70 are valid
0=the fields reported words 64-70 are not valid
0 1=the fields reported words 54-58 are valid
0=the fields reported words 54-58 are not valid
54 Number of current cylinders 3FFF
55 Number of current heads 0010
56 Number of current sectors per track 003F
57-58 Current capacity in sectors [*4]
(Number of current cylinders * Number of current heads * Number of current
sectors per track)
59 Multiple sector setting (R/W Multiple (EXT)command) 0110
15-9 Reserved
8 1 =Multiple sector setting is valid
7-0 XXh=Current setting for number of sectors that can be transferred per
interrupt on R/W Multiple command
60-61 Total number of user addressable sectors (LBA mode only) 0XXX
XXXX
[*5]
62 15-0 Reserved (Obsolete) 0007
63 Multiword DMA transfer mode 0007
15-8 Multiword DMA transfer mode active
7-0 Multiword DMA transfer mode supported
64 15-8 reserved 0003
7-0 Advanced PIO Transfer Modes Supported
bit 7-2 Reserved
bit 1 = 1 PIO MODE 4 supported
bit 0 = 1 PIO MODE 3 supported
65 Minimum Multiword DMA Transfer Cycle Time Per Word (ns) 0078
66 Manufacturer’s Recommended Multiword DMA Transfer Cycle Time 0078
67 Minimum PIO Transfer Cycle Time Without Flow Control (ns) 0078
68 Minimum PIO Transfer Cycle Time With IOCHRDY Flow Control 0078
69-74 Reserved 0000
75 Queue depth 001F
15-5 Reserved
4-0 Maximum queue depth – 1

- 62 -
360074232

76 Serial ATA capabilities 0F06
15 Supports READ LOG DMA EXT as equivalent to READ LOG EXT
14 Supports Device Automatic Partial to Slumber transitions
13 Supports Host Automatic Partial to Slumber transitions
12 Supports NCQ priority information
11 Supports Unload while NCQ commands outstanding
10 Supports Phy event counters
9 Supports receipt of host-initiated interface power management request
8 Supports native command queuing
7-4 Reserved for future Serial ATA
3 1=Supports Serial ATA Gen-3 signaling speed (6.0Gbps)
0 Reserved (cleared to zero)
77 Serial ATA Additional capabilities 000X
15-6 Reserved [*6]
5 Supports NCQ Queue Management Command
4 Supports NCQ Streaming
3-1 Coded value indicating current negotiated Serial ATA signal speed
78 Serial ATA features supported 004C
15-7 Reserved
6 1=Supports software setting preservation
5 Reserved
4 1=Supports in-order data delivery
3 1=device supports initiating interface power management
2 1=supports DMA Setup Auto Activate Optimization
1 1=supports non-zero buffer offsets in DMA Setup FIS
79 Serial ATA features enabled 0040
15-7 Reserved
7 1 = Device Automatic Partial to Slumber transitions
6 1=Software settings preservation enabled
5 Reserved
4 1=in-order data delivery enabled
3 1=device initiating interface power management enabled
2 1=DMA Setup Auto Activate optimization enabled
1 1=non-zero buffer offsets in DMA Setup FIS enabled
80 Major version number 01F8
0000h or FFFFh = device does not report version
15-9 Reserved for ATA-9~14
8 1=supports ATA/ATAPI-8
3 1=supports ATA-3
2 1=supports ATA-2
1 1=supports ATA-1
0 Reserved
81 Minor version number 0000

- 63 -
360074232

82 Command set supported. 746B
0000h or FFFFh = command set notification not supported
15 Reserved
14 1=NOP command supported
13 1=READ BUFFER command supported
12 1=WRITE BUFFER command supported
11 Reserved
10 1=Host Protected Area feature set supported
9 1=DEVICE RESET command supported
8 1=SERVICE interrupt supported
7 1=release interrupt supported
6 1=look-ahead supported
5 1=write cache supported
4 1=supports PACKET Command feature set
3 1=supports power management feature set
2 1=supports removable feature set
1 1=supports security feature set
0 1=supports SMART feature set
83 Command set supported. 7D09
0000h or FFFFh = command set notification not supported
15 0 (Fixed)
14 1(Fixed)
13 1=FLUSH CACHE EXT command supported
12 1=FLUSH CACHE command supported
11 1=Device Configuration Overlay supported
10 1=48-bit Address feature set supported
9 1=Automatic Acoustic Management feature set supported
8 1=Set MAX security extension supported
7 Reserved
6 1=SET FEATURES subcommand required to spin up after power-up
5 1=Power-Up in Standby feature set supported
4 1=Removable Media Status Notification feature set supported
3 1=Advanced Power Management feature set supported
2 1=CFA feature set supported
1 1=READ / WRITE DMA QUEUED supported
0 1=DOWNLOAD MICROCODE command supported
84 Command set/feature supported extension 6163
15 0 (Fixed)
14 1(Fixed)
13 1 = IDLE IMMEDIATE with UNLOAD FEATURE supported
12-9 Reserved
8 1= 64-bit World Wide Name supported
7 Reserved
6 1=Write DMA FUA EXT and WRITE MULTIPLE FUA EXT
commands supported
5 1=General Purpose Logging feature set supported
4 1=Reserved
3 1=Media Card Pass Through Command feature set supported
2 1=Media serial number supported
1 1=SMART self-test supported
0 1=SMART error logging supported

- 64 -
360074232

85 Command set/feature enabled 7469
15 Reserved
14 1=NOP command enabled
13 1=READ BUFFER command enabled
12 1=WRITE BUFFER command enabled
11 Reserved
10 1=Host Protected Area feature set enabled
9 1=DEVICE RESET command enabled
8 1=SERVICE interrupt enabled
7 1=release interrupt enabled
6 1=look -ahead enabled
5 1=write cache enabled
4 1=PACKET Command feature set supported
3 1=power management feature set enabled
2 1=removable feature set enabled
1 1=Security feature set enabled
0 1=SMART feature enabled
86 Command set/feature enabled BC09
15 1=WORD119-120 valid bit
14 Reserved
13 1=FLUSH CACHE EXT command supported
12 1=FLUSH CACHE command supported
11 1=DEVICE CONFIGURATION OVERLAY supported
10 1=48-bit Address feature set supported
9 1=Automatic Acoustic Management feature set enabled
8 1=SET MAX security extension enabled by SET MAX SET
PASSWORD
7 Reserved
6 1=SET FEATURES subcommand required to spin-up after power-up
5 1=Power-Up In Standby feature set enabled
4 1=Removable Media Status Notification feature set enabled
3 1=Advanced Power Management feature set enabled
2 1=CFA feature set enabled
1 1=READ / WRITE DMA QUEUED supported
0 1=DOWNLOAD MICROCODE command supported
87 Command set/feature default 6163
15 0 (Fixed)
14 1 (Fixed)
13 1 = IDLE IMMEDIATE WITH UNLOAD FEATURE supported
12-9 Reserved
8 1= 64-bit World Wide Name supported
7 Reserved
6 1=Write DMA FUA EXT and Write Multiple FUA EXT
commands supported
5 1=General Purpose Logging feature set supported
4 Reserved
3 1=Media Card Pass Through Command feature set enabled
2 1=Media serial number is valid
1 1=SMART self-test supported
0 1=SMART error logging supported
88 15-8 Ultra DMA transfer mode selected 003F
7-0 Ultra DMA transfer modes supported
89 Time required for security erase unit completion 00XX
90 Time required for Enhanced Security erase completion 00XX

- 65 -
360074232

91 Current Advanced Power Management setting 0080
15-8 Reserved
7-0 Current Advanced Power Management setting set by Set Features
Command
92 Master Password Revision Code FFFE
93 Hardware reset result of P-ATA specification. No specification for Serial ATA. 0000
94 Current automatic acoustic management value 0000
15-8 Vendor’s recommended acoustic management value
7-0 Current automatic acoustic management value
95-99 Reserved 0000
100-103 Maximum user LBA for 48-bit Address feature set [*7]
104-105 Reserved 0000
106 Physical sector size / Logical Sector Size 6003
15 0 (Fixed)
14 1 (Fixed)
13 1 = Device has multiple logical sectors per physical sector
12 1= Device Logical Sector Longer than 256 Words
11-4 Reserved
3-0 2X logical sectors per physical sector
107 Reserved 0000
108 WWN:World Wide Name 5XXX
15-12 NAA (3:0)
11- 0 IEEE OUI (23:12)
109 15-4 IEEE OUI (11:0) XXXX
3-0 Unique ID (35:32)
110 15-0 Unique ID (31:16) XXXX
111 15-0 Unique ID (15:0) XXXX
112-116 Reserved 0000
117-118 Words per Logical Sector 0000
0000
119 Commands and feature sets supported 401C
15 0 (Fixed)
14 1 (Fixed)
13-7 Reserved
6 1= Extended Status Reporting feature set is supported
5 1= The Free-fall Control feature set is supported
4 1= The DOWNLOAD MICROCODE command with mode 3 is
supported
3 1= The READ LOG DMA EXT and WRITE LOG DMA EXT command
are supported
2 1= The WRITE UNCORRECTABLE EXT command is supported
1 1= The Write-Read-Verify feature set is supported
0 Reserved for DDT
120 Commands and feature sets supported or enabled 401C
15 0 (Fixed)
14 1 (Fixed)
13-7 Reserved
6 1= Extended Status Reporting feature set is supported
5 1= The Free-fall Control feature set is enabled
4 1= The DOWNLOAD MICROCODE command with mode 3 is
supported
3 1= The READ LOG DMA EXT and WRITE LOG DMA EXT command
are supported
2 1= The WRITE UNCORRECTABLE EXT command is supported
1 1= The Write-Read-Verify feature set is enabled
0 Reserved for DDT

- 66 -
360074232

121-127 Reserved 0000
128 Security status 0021
15-9 Reserved
8 Security level 0=High, 1=Maximum
7-6 Reserved
5 1=Enhanced security erase supported
4 1=Security count expired
3 1=Security frozen
2 1=Security locked
1 1=Security enabled
0 1=Security supported
129-167 Reserved 0000
168 Device Nominal Form Factor 0003
15-4 Reserved
3-0 Device Nominal Form Factor
169-175 Reserved 0000
176-205 Current media serial number 0000
206 SCT Command Transport 003D
15-12 Vendor Specific
11-6 Reserved
5 1 = SCT Command Transport Data Tables supported
4 1 = SCT Command Transport Feature Control supported
3 1 = SCT Command Transport Error Recovery Control supported
2 1 = SCT Command Transport Write Same supported
1 1 = SCT Command Transport Long Sector Access supported
0 1 = SCT Command Transport supported
207-208 Reserved 0000
209 Alignment of logical blocks within a physical block 0400
210-216 Reserved 0000
217 Nominal media rotation rate 1518
218-221 Reserved 0000
222 Transport major version number. 101F
15-12 Transport Type – 0 = Parallel, 1 = Serial, 2-15 = Reserved
11-6 Reserved
5 SATA Rev3.0
4 SATA Rev 2.6
3 SATA Rev 2.5
2 SATA II: Extensions
1 SATA 1.0a
0 ATA8-AST
223-233 Reserved 0000
234 Minimum number of 512-byte data blocks per DOWNLOAD MICROCODE 0001
command for mode 03h
235 Maximum number of 512-byte data blocks per DOWNLOAD MICROCODE 0080
command for mode 03h
236-254 Reserved 0000
255 Integrity word XXA5
15-8 Checksum
7-0 Signature

- 67 -
360074232
Word descriptions:
WORD 0: General configuration

bit 15 0=ATA
bit 14-8 Reserved
bit 7 1=Removable cartridge
bit 6 1=Fixed disk drive
bit 5-3 Reserved
bit 2 Response incomplete
bit 1-0 Reserved
The value for this WORD is 0040h.
WORD 1: Logical cylinder number that user can access (in default mode) [*1]
WORD 2: Specific configuration

“37C8” : Drive requires SET FEATURES subcommand to spin-up after power-up and IDENTIFY DEVICE
response is incomplete.
“738C” : Drive requires SET FEATURES subcommand to spin-up after power-up and IDENTIFY DEVICE
response is complete.
“8C73” : Drive does not requires SET FEATURES subcommand to spin-up after power-up and IDENTIFY
DEVICE response is incomplete.
“C837” : Drive does not requires SET FEATURES subcommand to spin-up after power-up and IDENTIFY
DEVICE response is complete.
“All other values” : Reserved
Power-up in Standby feature set is not supported.
The value for this WORD is C837h.
WORD 3: Logical head number that user can access (in default mode) [*2]
WORD 6: The number of logical sector per track (in default mode) [*3]
Default Values : [*1],[*2],[*3]
Drive Type [*1] : Word 1 [*2] : Word 3 [*3] : Word 6

MQ01ABD100
MQ01ABD075
MQ01ABD064
16383 16 63
MQ01ABD050
MQ01ABD032
MQ01ABD025
WORD 21: Buffer Size

The value for this WORD is 4000h(8MByte Buffer). / 8000h(16MByte Buffer)
WORD 27-46: Model name (40 ASCII characters)
Drive Type Model Name

MQ01ABD100 TOSHIBA_MQ01ABD100_..._
_” indicates ASCII space code.

- 68 -
360074232
WORD 51: PIO data transfer cycle timing mode

bit 15- 8 PIO data transfer cycle timing mode
bit 7- 0 Reserved
The value returned in Bits 15-8 should fall into one of the mode 0 through mode.
Note: For backwards compatibility with BIOS written before Word 64 was defined for advanced modes, a
drive reports in Word 51 the highest original PIO mode (i.e. PIO mode 0, 1, or 2) it can support.
WORD 54: Number of current cylinders defined by INITIALIZE DEVICE PARAMETERS command
WORD 55: Number of current heads defined by INITIALIZE DEVICE PARAMETERS command
WORD 56: Number of current sectors/track defined by INITIALIZE DEVICE PARAMETERS command
WORD 57-58: Total number of sectors calculated by word 54 - 56

bit 31-24 by word 58 bit 7- 0
bit 15- 8 by word 57 bit 7- 0
The default values for each models are.
Drive Type [*4] : Word 57 - 58

MQ01ABD100 16,514,064 (FBFC10H)
MQ01ABD075 16,514,064 (FBFC10H)
MQ01ABD064 16,514,064 (FBFC10H)
MQ01ABD050 16,514,064 (FBFC10H)
MQ01ABD032 16,514,064 (FBFC10H)
MQ01ABD025 16,514,064 (FBFC10H)
WORD 59: Multiple sector setting (R/W Multiple (EXT)command)

bit15- 9 Reserved
Bit 8 1=bit 7- 0 shows number of sectors for multiple sector operation (multiple sector operation is
enabled by SET MULTIPLE command).
bit 7-0 The number of sectors transferred for XXH =Write / Read multiple command with 1 Interrupt
( Current value shall be set by SET MULTIPLE command. The default value is 16 ).
The default value for this WORD is 0110h.
WORD 60-61: Maximum number of sectors that user can access in LBA mode
The maximum value that shall be placed in this field is 0FFFFFFFh.
WORD 63: Mode information for multiword DMA

bit15- 8 （Active mode）
bit 10 1=Mode 2 is active
bit 7- 0 （Supported mode）
bit 2 1=mode 2 is supported
- 69 -
360074232
Support bit reflects setting by SET FEATURE command.

The default value for this WORD is 0407h and the default figure is mode 2
WORD 65: Minimum multiword DMA transfer mode cycle time per word (ns)
If this bit is supported, word 53 bit 1 shall be set. The value for this WORD is 0078h (120ns).
WORD 66: Manufacturer recommended multiword DMA transfer cycle time

If the data transfer is requested in a shorter cycle time than this definition, the data transfer may be kept
pending with DMARQ low because data is not ready. The value for this WORD is 0078h (120ns).
WORD 67: Minimum PIO transfer cycle time without flow control (ns)
The Drive can guarantee correct data transfer without flow control in this cycle time or longer. If this bit is
supported, word 53 bit 1 is to be set. The drives which support PIO mode 3 or higher shall support this field
too. This figure shall not be less than 120. The value for this WORD is 0078h (120ns).
WORD 68: Minimum PIO transfer cycle time with IORDY flow control (ns)
If this bit is supported, word 53 bit 1 is to be set. The drive that support PIO mode 3 or higher shall support
this field too. This figure shall not be less than 120. The value for this WORD is 0078h (120ns).
WORD 75: Queue depth

This word is as defined in the ATA reference. The native command queuing scheme supports at most 32
queued commands, which coincides with the reporting capabilities of the ATA specification. In the native
command queuing scheme, the host is required to issue only unique tag values for queued commands that
have a value less than or equal to the value reflected in this field (i.e. for the drive reporting a value in this
field of 15, corresponding to a maximum of 16 outstanding commands, the host shall never use a tag value
greater than 15 when issuing native queued commands).
Word 75 shall be 001Fh.
WORD 76: Serial ATA capabilities

If not 0000h or FFFFh, the drive claims compliance with the Serial ATA specification and supports the
signaling rate indicated in bits 1-3. Since Serial ATA will supports generational compatibility, multiple bits may
be set. Bit 0 is reserved and shall be set to zero (thus a Serial ATA drive has at least one bit cleared this field
and at least one bit set providing clear differentiation). If this field is not 0000h or FFFFh, words 77 through 79
shall be valid. If this field is 0000h or FFFFh the drive does not claim compliance with the Serial ATA
specification and words 76 through 79 are not valid and shall be ignored.
bit 15 Supports READ LOG DMA EXT as equivalent to READ LOG EXT
bit 14 Supports Device Automatic Partial to Slumber transitions
bit 13 Supports Host Automatic Partial to Slumber transitions
bit 12 Supports Native Command Queuing priority information
bit 11 Supports Unload while NCQ commands outstanding.
bit 10 Phy event counters supported.
bit 9 Partial and Slumber interface power management states initiated by the host supported.
bit 8 Native command queuing scheme supported.
bit 7-4 Reserved.
bit 3 Gen-3 signaling rate supported.
bit 2 Gen-2 signaling rate supported.
bit 1 Gen-1 signaling rate supported
bit 0 Reserved
Word 76 shall be 0F06h.

- 70 -
360074232
WORD 77: Serial ATA Additional capabilities

Word 77 reports additional optional capabilities supported by the device. Support for this word is optional and
if not supported, the word shall be zero indicating the device has no support for additional Serial ATA
capabilities.
bit 15-6 Reserved
bit 5 NCQ QUEUE MANAGEMENT supported
bit 4 NCQ Streaming supported
bit 3-1 Coded value indicating current negotiated Serial ATA signal speed
Coded Values [*6] Description
bit 3 bit 2 bit 1
0 0 0 Signaling speed is not reported
0 0 1 Gen1 signaling speed of 1.5 Gbps
All Non-Defined Values Reserved for future Serial ATA signaling speeds
bit 0 Reserved
WORD 80: Major version number

If not 0000h or FFFFh, the drive claims compliance with the major version(s) as indicated by bits 1 - 8 being
equal to one. Values other than 0000h and FFFFh are bit significant. Since the ATA standards maintain
downward compatibility, a drive may set more than one bit .
WORD 81: Minor version number

If an implementer claims that the revision of the standard they used to guide their implementation does not
need to be reported or if the implementation was based upon a standard prior to this revision of the standard,
Word 81 shall be 0000h or FFFFh.
WORD 88: Mode information for Ultra DMA

The active mode reflects the command change.
（bit 15-8 Active transfer mode）

（bit 7-0 Supported mode）
bit 5 1=Mode 5 is supported
The default value for this WORD is 003Fh
WORD 89: The time period for Security Erase Unit command completion shall be set.
TIMER ACTUAL VALUE

0 Not specified
1-254 ( Timer ×2 ) minutes
255 > 508 minutes
WORD 90: Time required for Enhanced Security erase completion

- 71 -
360074232
WORD 92: Master Password Revision Code

the value of the Master Password Revision Code set when the Master Password was last change. Valid
values are 0001h through FFFEh. A value of 0000h or FFFFh indicates that the Master Password Revision
is not supported.
WORD 93: Hardware configuration test results

Specification is for P-ATA. No specification for S-ATA.
WORD 94: Current automatic acoustic management value

bit 15-8 Vendor’s recommended acoustic management value
bit 7-0 Current automatic acoustic management value
This function is not supported. The value for this WORD is 0000h.
WORD 100-103: Maximum User LBA for 48-bit Address feature set
The default values for each models are.
Drive Type [*7] : Word 100 – 103

MQ01ABD100 1,953,525,168 (74706DB0h)
MQ01ABD075 1,465,149,168 (575466F0h)
MQ01ABD064 1,250,263,728 (4A8582B0h)
MQ01ABD050 976,773,168 (3A386030h)
MQ01ABD032 625,142,448 (2542EAB0h)
MQ01ABD025 488,397,168 (1D1C5970h)
WORD 106: Physical sector size / Logical Sector Size

bit 15 0 (Fixed)
bit 14 1 (Fixed)
bit 13 1= the device has more than one logical sector per physical sector
bit 12 1= the device has been formatted with a logical sector size larger than 256 words
bit 11-4 Reserved
bit 3-0 the size of the device physical sectors in power of two logical sectors
(0  20 = 1 logical sector per physical sector)
WORD 108-111: World Wide Name

Words 108-111 contain a mandatory World Wide Name (WWN) in the NAA IEEE Registered identifier
format.
Word 108 bits 15-12 shall contain 5h, indicating that the naming authority is IEEE.All other values are
reserved.
Words 108 bits 11-0 and word 109 bits (15:4) shall contain the Organization Unique Identifier (OUI)
(i.e.,company ID) for the device manufacturer assigned by the IEEE.
Word 109 bits (3:0), word 110, and word 111 shall contain a value assigned by the vendor that is unique for
the device in the OUI domain.
WORD 117-118: Logical Sector Size in Word

Word106 bit 12 is cleared to zero words 117- 118 shall be cleared to zero.

- 72 -
360074232
WORD 128: Security status

bit 15-9 Reserved
bit 8 the security level.
1=the security level is maximum
0=the security level is high
bit 5 1=the Enhanced security erase unit feature supported
bit 4 the security count has expired.
1=the security count is expired and SECURITY UNLOCK and SECURITY ERASE UNIT are
aborted until receiving a power-on reset or hard reset.
bit 3 security frozen.
1=the drive is in security frozen mode.
bit 2 security locked.
1=the drive is in security locked mode.
bit 1 security enabled.
1=the security is enabled.
bit 0 security supported.
1=security is supported.
WORD 168: Device Nominal Form Factor

Bits(3:0) of Word 168 indicate the nominal form factor of the device and is defined in table.
Value Description
0h Nominal form factor not reported
1h 5.25 type nominal form factor
5h Less than 1.8 type nominal form factor
6h-Fh Reserved
WORD 209: Alignment of logical blocks within a physical block

bit 15 0 (Fixed)
bit 14 1 (Fixed)
bit 13:0 Logical sector offset within the first physical sector where the first logical sector is placed
WORD 217: Nominal media rotation rate
Value Description
0000h Rate not reported
0001h Non-rotating media (e.g., solid state device)
0002h-0400h Reserved
0401h-FFFEh Nominal media rotation rate in rotations per minute (rpm) (5400rpm = 1518h)
(e.g.7200rpm = 1C20h)
FFFFh Reserved

- 73 -
360074232
WORD 234: Minimum number of 512-byte data blocks per DOWNLOAD MICROCODE command mode 03h
Word 234 contains the minimum number of 512-byte data blocks per DOWNLOAD MICROCODE command
that the ATA device accepts when using the offset transfer method.
This word is valid if bit 0 of word 83, bit 0 of word 86, and bit 4 of word 120 are set to one, indicating that the
DOWNLOAD MICROCODE command using the offset transfer method is supported.
The values 0000h and FFFFh indicate no minimum is specified (i.e., that there is no minimum number of
blocks).
WORD 235: Maximum number of 512-byte data blocks per DOWNLOAD MICROCODE command mode 03h
Word 234 contains the maximum number of 512-byte data blocks per DOWNLOAD MICROCODE command
that the ATA device shall accept when using the offset transfer method.
This word is valid if bit 0 of word 83, bit 0 of word 86, and bit 4 of word 120 are set to one, indicating that the
DOWNLOAD MICROCODE command using the offset transfer method is supported.
The values 0000h and FFFFh indicate no maximum is specified (i.e., that there is no maximum number of
blocks)
WORD 255: Integrity word

The data structure checksum is the two s complement of the sum of all bytes in words 0 through 254 and the
byte consisting of bits 7:0 in word 255. Each byte shall be added with unsigned arismetic, and overflow
shall be ignored. The sum of all 512 bytes is zero when the checksum is correct.

- 74 -
360074232
10.7.5 IDLE (E3h/97h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
1 0 0 1 0 1 1 1
SECTOR COUNT shown below na
This commands which controls power mode in the drive. The drive has three types of power mode:
Idle, Stand-by and Sleep mode
This command causes the drive to enter idle mode.At the completion of disk access, the drive automatically
enters the idle mode.
During idle, READY bit is set and the drive is ready to receive a command.
The drive is in the idle mode when it is in default condition after power-on.
If SC is non-zero then Idle timer shall be enabled. The value in SC shall be used to determine the time
programmed into the Idel timer. If SC is zero then the Idle timer is disabled.
Table 10.7-5 IDLE Mode setting
SECTOR COUNT Value Setting

0 Time out disabled
1-240 (SC x 5) sec.
241-251 ((value - 240) x 30) min.
252 21 min
253 Period between 8 and 12 hrs
254 Reserved
255 21 min 15 sec.
When the specified time period has expired, the drive enters the Idle mode. If disk access command is
received during the Idle mode, executes read/write operation. After completing the command, The drive
resets Idle timer and the timer starts counting down.
10.7.6 IDLE IMMEDIATE (E1h/95h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
1 0 0 1 0 1 0 1
SECTOR COUNT Reserved na
The drive enters the idle mode immediately by this command. If the drive is already in the idle mode, it does
no-operation. If stand-by timer is enabled, timer will start. After the drive enters the idle mode, the drive
issues interrupt to report the host that the command has been completed.

- 75 -
360074232
10.7.7 IDLE IMMEDIATE WITH UNLOAD FEATURE (E1h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
COMMAND 1 1 1 0 x x x x Status information
1 0 0 1 x x x x
LBA High 55h (Ascii “U”) Reserved
LBA Mid 4Eh ( ”N”) Reserved
LBA Low 4Ch ( “L”) C4h (*1)
SECTOR COUNT 00h na
FEATURES 44h ( “D”) ---
The UNLOAD FEATURE of the IDLE IMMEDIATE command provides a method for the host to cause a
device that is a hard disk drive to move its read/write heads to a safe position as soon as possible.
Upon receiving an IDLE IMMEDIATE command with the UNLOAD FEATURE, a device shall:
a) stop read look-ahead if that operation is in process;

b) stop writing cached data to the media if that operation is in process;
c) the device shall retract the heads onto the ramp;
d) transition to the Idle mode.
A device shall report command completion after the heads have been unloaded.
*1:Normal comletion
LBA Low shall be set to C4h if the unload has completed successfully.
Shall be set to 4Ch if the unload was not accepted or has failed.
10.7.8 INITIALIZE DEVICE PARAMETERS (91h)

REGISTER(Bit) 7 6 5
4 3 2 1 0 7 6 5 4 3 2 1 0
COMMAND 1 0 0
1 0 0 0 1 Status information
DEVICE 1 0 1
0 Total Head-1 1 0 1 0 Reserved
LBA High na na
LBA Mid na na
LBA Low na na
SECTOR COUNT Number of Sector per Track na
FEATURES na ---
This command specifies the number of sectors per track and the number of heads per cylinder to set head
switching point and cylinder increment point. Specified values affect Number of the current logical heads,
Number of logical sectors per track, which can be read by Identify Device Command.
On issuing this command, the content of LBA register shall not be checked. This command will be
terminated with ABORT error when it is issued on an invalid HD or SC register setting ( the combination of
HD and SC register exceeds the drive parameter.
Any drive access command should accompany correct HD, SN register with heads and sectors within the
number specified for this command. Otherwise, it results in “ID not found” error. If the number of heads
and drives is within the specified number, command gives parameter to convert an address to access into
Logical Block Address (LBA). “ ID Not Found”error also occur when this LBA exceeds the total number of
user addressable sectors. The command does not affect LBA address mode.

- 76 -
360074232
10.7.9 NOP (00h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
DEVICE 1 0 1 0 na 1 0 1 0 Reserved
LBA High na na
LBA Mid na na
LBA Low na na
SECTOR COUNT na na
FEATURES na ---
The Nop command reports the status.

The drive terminates the command with aborted error after receiving this command.
10.7.10 READ BUFFER (E4h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
This command transfers a specified sector of data ( 512 bytes) from the buffer in the drive to the host.
When this command is issued, the drive sets BSY, sets up the buffer for read operation, sets DRQ, resets
BSY, and generates an interrupt. The host reads up to 512 bytes of data from the buffer.

- 77 -
360074232
10.7.11 READ DMA (C8h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
DEVICE 1 L 1 0 LBA (27:24) / 1 L 1 0 Reserved
Head(3:0)
LBA High LBA (23:16) / Cylinder(High) Reserved
LBA Mid LBA (15:8) / Cylinder(Low) Reserved
LBA Low LBA (7:0) / Sector Number Reserved
SECTOR COUNT Sector Count Reserved
FEATURES na ---
This command is basically identical to Sector command except following features.

 Host initialize the DMA channel before issuing command.
- Data transfer is initiated by DMARQ and handled by the DMA channel in the host.
- Drive issues only one interrupt at the completion of each command to show the status is valid after
data transfer.
During DMA transfer phase, either BSY or DRQ is set to 1.
When a command is completed, CY, HD, SN register (LBA register) shows the sector transferred the
latest.
If the drive detects unrecoverable error, the drive terminate the command and LBA register ( or CY,
HD, SN register) shows the sector where error occurred.
10.7.12 READ DMA EXT (25h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA high(exp) LBA(47:40) Reserved
LBA High LBA(23:16) Reserved
LBA Mid(exp) LBA(39:32) Reserved
LBA Mid LBA(15: 8) Reserved
LBA Low(exp) LBA(31:24) Reserved
LBA Low LBA( 7: 0) Reserved
SECTOR COUNT Sector Count(15:8) Reserved
(exp)
FEATURES (exp) reserved ---
FEATURES reserved ---
This command is basically identical to Read DMA command except for the register settings.
This command is available in LBA addressing mode only.

- 78 -
360074232
10.7.13 READ FPDMA QUEUED (60h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
DEVICE F L 1 0 Reserved 1 L 1 0 Reserved
SECTOR COUNT PRIO(15) Reserved
(exp) Reserved(14:8)
SECTOR COUNT TAG(7:3) Reserved
na(2:0)
FEATURES (exp) Sector Count(15:8) ---
FEATURES Sector Count(7:0) ---
ERROR --- Error information
TAG NCQ Tag

The TAG value shall be assigned by host software to be different from all other TAG values
corresponding to outstanding commands. The assigned TAG value shall not exceed the value in
IDENTIFY DEVICE word 75.
PRIO NCQ Priority
When he makes set, a host orders that the command is high priority to 1 in verge at the time of
the command issued, PRIO bit.
When set does PRIO bit to 0, a finger shows that it is normal priority.
The device gives priority to a command ordered in high priority as much as possible and handles
it.
F Forced Unit Access (FUA)
When set to one forces the data to be retrieved from the storage media regardless of whether the
drive holds the requested information in its buffer or cache. If the drive holds a modified copy of
the requested data as a result having cached writes, the modified data is first written to the media
before being retrieved from the storage media as part of this operation. When cleared to zero the
data may retrieved either from the drive’s storage media or from buffers/cache that the drive may
include.
Others All Other resisters have contents consistent with the READ DMA QUEUED EXT commands
defined in parallel ATA, including the Sector Count 15:0 convention where a value of zero
specifies that 65,536 sectors are to be transferred.

- 79 -
360074232
10.7.14 READ LOG EXT / READ LOG DMA EXT (2Fh/47h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 1 0 0 0 1 1 1
LBA high(exp) Reserved Reserved
LBA Mid(exp) Sector Offset(15:8) Reserved
LBA Mid Sector Offset( 7:0) Reserved
LBA Low(exp) Reserved Reserved
LBA Low Log address Reserved
(exp)
SECTOR COUNT Sector Count( 7:0) Reserved
FEATURES (exp) Reserved ---
This command returns the specified log to the host. The device shall interrupt for each DRQ block
transferred.
LBA Mid - Specifies the first sector of the log to be read.
LBA Low - Specifies the log to be returned as described in the following Table.
Sector Count - Specifies the number of sectors to be read from the specified log. The log transferred by
the drive shall start at the sector in the specified log at the specified offset, regardless of
the sector count requested.
Table 10.7-6 Log Sectoer
Log sector address Content R/W

00h Log directory RO
01h SMART error log See Note
02h Comprehensive SMART error log See Note
03h Extended comprehensive SMART error log RO
04h Device Statistics RO
06h SMART self-test log See Note
07h Extended SMART self-test log RO
09h Selective self-test log See Note
10h Native Command Queue error log RO
11h Phy Event Counters RO
80h-9Fh Host vendor specific R/W
Key 
RO –Log is read only by the host.
R/W –Log is read or written by the host.
NOTE - Log addresses 01h,02,,06h and 09h are used by the SMART READ LOG
command commands. If these log addresses are used with the READ LOG EXT
command, the drive shall return command aborted.

- 80 -
360074232
10.7.14.1 General Purpose Log Directory
The following table defines the 512 bytes that make up the General Purpose Log Directory.
Table 10.7-7 General Purpose Log Directory
Byte Descriptions
0-1 General Purpose Logging Version
2 Number of sectors in the log at log address 01h (7:0)
…
32 1 if Native Command Queuing is supported.
0 if Native Command Queuing is not supported.
33 0
34 1 if Phy Event Counters are supported.
0 if Phy Event Counters are not supported.
35 0
…. ….
256 10h sectors in the log at log address 80h
257 00h sectors in the log at log address 80h
… ….
510-511 Number of sectors in the log at log address FFh
The value of the General Purpose Logging Version word is 0001h.

The logs at log addresses 80-9Fh shall each be defined as 16 sectors long.
10.7.14.2 Extended Comprehensive SMART Error log
The fpllowing table defines the format of each of the sectors that comprise the Extended Comprehensive
SMART error log. The size of the Extended Comprehensive SMART error log is 64 sectors. Error log
data structures shall include UNC errors, IDNF errors for which the address requested was valid, servo
errors, write fault errors, etc. Error log data structures shall not include errors attributed to the receipt of
faulty commands such as command codes not implemented by the drive or requests with invalid
parameters or invalid addresses.
All 28-bit entries contained in the Comprehensive SMART log, defined under section 10.7.35.6.6, shall
also be included in the Extended Comprehensive SMART error log with the 48-bit entries.
Table 10.7-8 Extended Comprehensive SMART error log
Byte First sector Subsequent sectors

0 SMART error log version Reserved
1 Reserved Reserved
2 Error log index (7:0) Reserved
3 Error log index (15:8) Reserved
4-127 First error log data structure Data structure 4n+1
128-251 Second error log data structure Data structure 4n+2
252-375 Third error log data structure Data structure 4n+3
376-499 Fourth error log data structure Data structure 4n+4
500-501 Device error count Reserved
502-510 Reserved Reserved
511 Data structure checksum Data structure checksum
n is the sector number within the log. The first sector is sector zero

- 81 -
360074232
10.7.14.2.1 Error log version

The value of the SMART error log version byte is 01h.
10.7.14.2.2 Error log index

The error log index indicates the error log data structure representing the most recent error. If there have
been no error log entries, the error log index is cleared to zero. Valid values for the error log index are
zero to 255.
10.7.14.2.3 Extended Error log data structure

The error log is viewed as a circular buffer. When the last supported error log sector has been filled, the
next error shall create an error log data structure that replaces the first error log data structure in sector
zero. The next error after that shall create an error log data structure that replaces the second error log
data structure in sector zero. The fifth error after the log has filled shall replace the first error log data
structure in sector one, and so on.
The error log index indicates the most recent error log data structure. Unused error log data structures
shall be filled with zeros.
The content of the error log data structure entries is defined in the following table.
Table 10.7-9 Extended Error log data structure
Offset Byte Descriptions

n thru n+17 First command data structure
n+18 thru n+35 Second command data structure
n+36 thru n+53 Third command data structure
n+54 thru n+71 Fourth command data structure
n+72 thru n+89 Fifth command data structure
n+90 thru n+123 Error data structure
10.7.14.2.3.1 Command data structure

The fifth command data structure shall contain the command or reset for which the error is being reported.
The fourth command data structure should contain the command or reset that preceded the command or
reset for which the error is being reported, the third command data structure should contain the command
or reset preceding the one in the fourth command data structure, etc. If fewer than four commands and
resets preceded the command or reset for which the error is being reported, the unused command data
structures shall be zero filled, for example, if only three commands and resets preceded the command or
reset for which the error is being reported, the first command data structure shall be zero filled. In some
drive, the hardware implementation may preclude the drive from reporting the commands that preceded
the command for which the error is being reported or that preceded a reset. In this case, the command
data structures are zero filled.
If the command data structure represents a command or software reset, the content of the command data
structure shall be as shown in the following table. If the command data structure represents a hardware
reset, the content of byte n shall be FFh, the content of bytes n+1 through n+13 are vendor specific, and
the content of bytes n+14 through n+17 shall contain the timestamp.

- 82 -
360074232
Table 10.7-10 Command data structure

n Content of the Device Control register when the Command register was written.
N+1 Content of the Features register (7:0) when the Command register was written. (see
note)
n+2 Content of the Features register (15:8) when the Command register was written.
N+3 Content of the Sector Count register (7:0) when the Command register was written.
N+4 Content of the Sector Count register (15:8) when the Command register was written.
N+5 Content of the LBA Low register (7:0) when the Command register was written.
N+6 Content of the LBA Lowregister (15:8) when the Command register was written.
N+7 Content of the LBA Mid register (7:0) when the Command register was written.
N+8 Content of the LBA Mid register (15:8) when the Command register was written.
N+9 Content of the LBA High register (7:0) when the Command register was written.
N+10 Content of the LBA High register (15:8) when the Command register was written.
N+11 Content of the Device/Head register when the Command register was written.
N+12 Content written to the Command register.
N+13 Reserved
n+14 Timestamp (least significant byte)
n+15 Timestamp (next least significant byte)
n+16 Timestamp (next most significant byte)
n+17 Timestamp (most significant byte)
NOTE - bits (7:0) refer to the most recently written contents of the register. Bits (15:8) refer to the
contents of the register prior to the most recent write to the register.
Timestamp shall be the time since power-on in milliseconds when command acceptance occurred. This
timestamp may wrap around.
10.7.14.2.3.2 Error data structure

The error data structure shall contain the error description of the command for which an error was reported
as described in the following table. If the error was logged for a hardware reset, the content of bytes n+1
through n+11 shall be vendor specific and the remaining bytes shall be as defined in the following table.
Table 10.7-11 Error data structure

n Reserved
n+1 Content of the Error register after command completion occurred.
N+2 Content of the Sector Count register (7:0) after command completion occurred. (see
note)
n+3 Content of the Sector Count register (15:8) after command completion occurred. (see
note)
n+4 Content of the LBA Low register (7:0) after command completion occurred.
N+5 Content of the LBA Low register (15:8) after command completion occurred.
N+6 Content of the LBA Mid register (7:0) after command completion occurred.
N+7 Content of the LBA Mid register (15:8) after command completion occurred.
N+8 Content of the LBA High register (7:0) after command completion occurred.
N+9 Content of the LBA High register (15:8) after command completion occurred.
N+10 Content of the Device/Head register after command completion occurred.
N+11 Content written to the Status register after command completion occurred.
N+12 through Extended error information
n+30
n+31 State
n+32 Life timestamp (least significant byte)
n+33 Life timestamp (most significant byte)
NOTE - bits (7:0) refer to the contents if the register were read with bit 7 of the Device Control register
cleared to zero. Bits (15:8) refer to the contents if the register were read with bit 7 of the Device
Control register set to one.
State shall contain a value indicating the state of the drive when the command was written to the Command
register or the reset occurred as described in the following table.

- 83 -
360074232
Table 10.7-12 State field values
Value State
x0h Unknown
x1h Sleep
x2h Standby
x3h Active/Idle with BSY cleared to zero
x4h Executing SMART off-line or self-test
x5h-xFh Reserved
The value of x is vendor specific and may be different for each state.
Sleep indicates the reset for which the error is being reported was received when the drive was in the Sleep
mode.
Standby indicates the command or reset for which the error is being reported was received when the drive
was in the Standby mode.
Active/Idle with BSY cleared to zero indicates the command or reset for which the error is being reported
was received when the drive was in the Active or Idle mode and BSY was cleared to zero.
Executing SMART off-line or self-test indicates the command or reset for which the error is being reported
was received when the drive was in the process of executing a SMART off-line or self-test.
Life timestamp shall contain the power-on lifetime of the drive in hours when command completion occurred.
10.7.14.2.4 Device error count

The device error count field shall contain the total number of errors attributable to the drive that have been
reported by the drive during the life of the drive. These errors shall include UNC errors, IDNF errors for
which the address requested was valid, servo errors, write fault errors, etc. This count shall not include
errors attributed to the receipt of faulty commands such as commands codes not implemented by the drive
or requests with invalid parameters or invalid addresses. If the maximum value for this field is reached, the
count shall remain at the maximum value when additional errors are encountered and logged.
10.7.14.2.5 Data structure checksum

The data structure checksum is the two’s complement of the sum of the first 511 bytes in the data structure.
Each byte shall be added with unsigned arithmetic, and overflow shall be ignored. The sum of all 512 bytes
will be zero when the checksum is correct. The checksum is placed in byte 511.
10.7.14.3 Device Statistics log
The following table defines the format of each of the sectors that comprise the Device Statistics log.
The size of the Device Statistics log is 1 sectors.
Constitute it in 64bit(8Byte) per one information for Header

Bit Descriptions
63:24 Reserved
23:16 Log page number
15:00 Revision number
Constitute it in 64bit(8Byte) per one information for Data

Bit Descriptions
63 Supported Bit
62 Valid Value Bit
61 Normalized Bit
60-56 Reserved
55-00 Value (*1)
*1 : Include bit which has been reserved.

- 84 -
360074232
Table 10.7-13 Log data constitution
Page Log Byte(offset:hex) Descriptions

(No. of real effective bit)
00h List of supported pages 0000 -- 0007 Header
0008 – 000F No of entries”n” in the following list &
supported page0,1,2,・・・
0010 – 01FF Reserved
01h General Statistics 0000 -- 0007 Header
0008 -- 000F Power On Resets ( 32bit )
0010 -- 0017 Power On Hours ( 32bit )
0018 -- 001F Write Sectors ( 48bit )
0020 -- 0027 Write CMDs ( 48bit )
0028 -- 002F Read Sectors ( 48bit )
0030 -- 0037 Read CMDs ( 48bit )
0038 -- 01FF Reserved
02h Free Fall Statistics 0000 -- 0007 Header
0008 -- 000F FFS ( 32bit )
0010 -- 0017 Shock ( 32bit )
03h Rotating Media Statistics 0000 -- 0007 Header
0008 -- 000F Motor on Hours ( 32bit )
0010 -- 0017 Head Flying Hours ( 32bit )
0018 -- 001F Head Load Events ( 32bit )
0020 -- 0027 Reallocated sectors ( 32bit )
0028 -- 002F Read Recovery Atempts ( 32bit )
0030 -- 0037 Mech Start Err ( 32bit )
04h General Errors Statistics 0000 -- 0007 Header
0008 -- 000F Uncorrectable Errors ( 32bit )
0010 -- 0017 Reset on BUSY ( 32bit )
05h Temperature Statistics 0000 -- 0007 Header
0008 -- 000F Current ( 8bit )
0010 -- 0017 Average Short Term ( 8bit )
0018 -- 001F Average Long Term ( 8bit )
0020 -- 0027 Highest ( 8bit )
0028 -- 002F Lowest ( 8bit )
0030 -- 0037 Highest Ave. Short Term ( 8bit )
0038 -- 003F Lowest Ave. Short Term ( 8bit )
0040 -- 0047 Highest Ave. Long Term ( 8bit )
0048 -- 001F Lowest Ave. Long Term ( 8bit )
0050 -- 0057 Time in over temp ( 32bit )
0058 -- 005F Spec Max ( 8bit )
0060 -- 0067 Time in under temp ( 32bit )
0068 -- 006F Spec Min ( 8bit )
06h Transport Statistics 0000 -- 0007 Header
0008 -- 000F H Reset ( 32bit )
0010 -- 0017 ASR ( 32bit )
0018 -- 001F CRC Err ( 32bit )
07h Solid State Device Statistics 0000 -- 0007 Header
( Non supported ) Percentage Used Endurance
0008 -- 000F
Indicator ( 8bit )
08h-FFh Reserved

- 85 -
360074232
10.7.14.4 Extended Self-test log sector

The following table defines the format of each of the sectors that comprise the Extended SMART Self-test
log. The size of the self-test log is 1 sectors.
The Extended SMART self-test log sector shall support 48-bit and 28-bit addressing. All 28-bit entries
contained in the SMART self-test log, defined under section 10.7.35.6.5 shall also be included in the
Extended SMART self-test log with all 48-bit entries.
Table 10.7-14 Extended Self-test log data structure

0 Self-test log data structure revision number Reserved
1 Reserved Reserved
2 Self-test descriptor index (7:0) Reserved
3 Self-test descriptor index (15:8) Reserved
4-29 Descriptor entry 1 Descriptor entry 19n+1
…. .... ....
498-499 Vendor specific Vendor specific
This log is viewed as a circular buffer. The first entry will begin at byte 4, the second entry will begin at byte
30 and so on until the nineteen entry, that will replace the first entry. Then, the twenty entry will replace
the second entry, and so on. If fewer than 18 self-tests have been performed by the drive, the unused
descriptor entries will be filled with zeroes.
10.7.14.4.1 Self-test descriptor index

The Self-test descriptor index indicates the most recent self-test descriptor. If there have been no
self-tests, the Self-test descriptor index is set to zero. Valid values for the Self-test descriptor index are
zero to 18.
10.7.14.4.2 Self-test log data structure revision number

The value of the self-test log data structure revision number is 01h.
10.7.14.4.3 Extended Self-test log descriptor entry

The content of the self-test descriptor entry is shown in the following table..
Table 10.7-15 Extended Self-test log descriptor entry

n Content of the LBA Low register.
Content of the self-test execution status byte.
n+1
n+2 Life timestamp (least significant byte).
n+3 Life timestamp (most significant byte).
n+4 Content of the self-test failure checkpoint byte.
n+5 Failing LBA (7:0).
n+11 - n+25 Vendor specific.

- 86 -
360074232
Content of the LBA Low register shall be the content of the LBA Low register when the nth self-test
subcommand was issued.
Content of the self-test execution status byte shall be the content of the self-test execution status byte
when the nth self-test was completed.
Life timestamp shall contain the power-on lifetime of the drive in hours when the nth self-test subcommand
was completed.
Content of the self-test failure checkpoint byte may contain additional information about the self-test that
failed.
The failing LBA shall be the LBA of the sector that caused the test to fail. If the drive encountered more
than one failed sector during the test, this field shall indicate the LBA of the first failed sector encountered.
If the test passed or the test failed for some reason other than a failed sector, the value of this field is
undefined.
10.7.14.4.4 Data structure checksum
The data structure checksum is the two's complement of the sum of the first 511 bytes in the data
structure. Each byte shall be added with unsigned arithmetic, and overflow shall be ignored. The sum of all
512 bytes is zero when the checksum is correct. The checksum is placed in byte 511.
10.7.14.5 Native Command Queue Error Log

The following table defines the format of the Native Command Queue error log
Table 10.7-16 Native Command Queue Error Log
Byte 7 6 5 4 3 2 1 0
0 NQ UNL R TAG
1 Reserved
2 Status
3 Error
4 Sector Number
5 Cylinder Low
6 Cylinder High
7 Dev/Head
8 Sector Number Exp
9 Cylinder Low Exp
10 Cylinder High Exp
11 Reserved
12 Sector Count
13 Sector Count Exp
14 Reserved
15 Reserved
16 Reserved
17 Reserved
18 Reserved
19 Reserved
20-255 Reserved
256-510 Vender Specific
511 Data Structure Checksum

- 87 -
360074232
TAG If the NQ bit is cleared, the TAG field contains the TAG corresponding to the
Queued command that failed.
UNL If set to one indicates that the error condition was a result of receiving an IDLE
IMMEDIATE command with the Unload Feature specified. If cleared to zero, the
reason for the error was not due to reception of an IDLE IMMEDIATE command
with the Unload Feature specified. If the last command received was an Unload
Immediate, the device shall not load the heads to the media when executingthe
READ LOG EXT command for log page 10h.
If set to one, the NQ bit shall also be set to one to indicate the failure was due to
reception of a non-queued command. When set to one, the value of the Status,
Error, and LBA Low fields (bytes 3-5) in the log page shall be set as follows:
Status: BSY bit shall be cleared to zero and ERR bit shall be set to one
Error: ABRT bit shall be set to one
LBA Low: Shall be set to C4h if the unload has completed successfully.
Shall be set to 4Ch if the unload was not accepted or has failed.
NQ If set indicates that the error condition was a result of a non-queued command
Having been issued and that the TAG field is therefore not valid. If cleared
indicates that the TAG field is valid and that the error condition applies to a
queued command.
BYTE 1-19 An image of a device to host Register FIS is embedded in the data structure. The
fields correspond to the Shadow Register Block Registers and are encoded with
error information as defined in the ATA/ATAPI-6 standard.
ERROR The value corresponding to the ATA ERROR register value for the command that
failed. The command-specific error condition of invalid tag value shall be handled
as an invalid command parameter and shall be reported as such (i.e. ABRT bit
set in the error register and all other bits cleared).
Note that the value returned in the ERROR field of the data structure is separate from
the value returned in the Error shadow register when the initial error condition is signed.
The Error shadow register value is used for the purpose of signaling a queued command
error, while the value in the ERROR field of the data structure provides specific
information about the error condition that the specific queued command encountered.
Vender Specific Allocated for vender specific use.
Data Structure Check sum

The data structure check sum is the 2’s complement of the sum of the first 511 bytes in
the data structure. Each byte shall be added with unsigned arithmetic, and overflow shall
be ignored. The sum of all 512 bytes is zero when the checksum is correct. The
checksum is placed in byte 511.

- 88 -
360074232
10.7.14.6 Phy Error Counters

The following table defines the format of the Native Command Queue error log
Table 10.7-17 Phy Error Counters
Byte 7 6 5 4 3 2 1 0
0-3 Reserved
4 Identifier 001h: Command failed and ICRC error bit set to one in Error resister,
5 Counter size 32bit : 2001h
6-9 Counter Identifier 001h, counter value
10 Identifier 002h: Data FIS R_ERR response for Data FIS.
11 (transmitted and received) , Counter size 32bit : 2002h
16 Identifier 003h : R_ERR response for Device-to-Host Data FIS,
17 counter size 32bit : 2003h
22 Identifier 004h : R_ERR response for Host-to-Device Data FIS,
24-27 Counter identifier 004h, counter value
28 Identifier 005h : R_ERR response for Non-data FIS,
34 Identifier 006h : R_ERR response for Device-to-Host Non-data FIS,
40 Identifier 007h : R_ERR response for Host-to-Device Non-data FIS
46 Identifier 008h : Device-to-host non-data FIS retries,
52 Identifier 009h : Transitions from drive PhyRdy to drive PhyNRdy
58 Identifier 00Ah : Device-to-Host Register FISes sent to a COMRESET
59 Counter size 32bit : 200Ah
60-63 Counter identifier 00Ah, counter value
64 Identifier 00Bh : CRC errors within the a Host-to-Device FIS,
65 Counter size 32bit : 200Bh
66-69 Counter identifier 00Bh, counter value
70 Identifier 00Fh : R_ERR response for Host-to-Device Data FIS,
71 (received) , Counter size 32bit : 200Fh
72-75 Counter identifier 00Fh, counter value
76 Identifier 010h : R_ERR response for Host-to-Device Data FIS due to non-CRC errors
77 (received) , Counter size 32bit : 2010h
82 Identifier 012h : R_ERR response for Host-to-Device Data FIS due to CRC errors,
83 (received ) ,Counter size 32bit : 2012h
88 Identifier 013h : R_ERR response for Host-to-Device non-data FIS due to non-CRC
89 errors,(received) , Counter size 32bit : 2013h
94 Identifier 000h : No Counter value, marks end of counters in the page
96-99 Counter identifier 0000h, 0000h(end mark)
100-510 Reserved
511 Data Structure Checksum

- 89 -
360074232
Counter n Identifier
Phy event counter identifier that corresponds to Counter n Value. Specifies the particular event counter
that is being reported. The identifier is 16 bits in length.
Counter n Value
Value of Phy event counter that corresponds to Counter n Identifier. The numebr of significant bits is
determined by Counter n Identifier bits 14:12. All counters are specified 32 bits in length. The counter will
stop (and not wrap to zero) after reaching its maximum value.
Counter n Length
Size of Phy event counter as defined by bits 14:12 of Counter n identifier. The size of the Phy event
counter is a multiple of 16bits. Also, all counters specified 32bits in length.
Data Structure checksum

The data structure check sum is the 2’s complement of the sum of the first 511 bytes in the data
structure. Each byte shall be added with unsigned arithmetic, and overflow shall be ignored. The sum of
all 512 bytes is zero when the checksum is correct. The checksum is placed in byte 511.
Reserved
All reserved fields are zeros.
Identifier 000h
There is no counter associated with identifier 000h. A counter identifier of 000h indicates that there are
no additional counters in the log page.
Identifier 001h
The counter with identifier 001h returns the number of commands that returned an ending status with the
ERR bit set to one in the Status register and the ICRC bit set to one in the Error register.
Identifier 002h
The counter with identifier 002h returns the sum of (the number of transmitted Device-to-Host Data FISes
to which the host responded with R_ERR) and (the number of received Host-to-Device Data FISes to
which the device responded with R_ERR). The count returned for identifier 002h is not required to be
equal to the sum of the counters with identifiers 003h and 004h.
Identifier 003h
The counter with identifier 003h returns the number of transmitted Device-to-Host Data FISes to which
the host responded with R_ERR.
Identifier 004h
The counter with identifier 004h returns the number of received Host-to-Device Data FISes to which the
device responded with R_ERR. The count returned for identifier 004h is not required to be equal to the
sum of the counters with identifiers 00Fh and 010h.
Identifier 005h
The counter with identifier 005h returns the sum of (the number of transmitted Device-to-Host non-Data
FISes to which the host responded with R_ERR) and (the number of received Host-to-Device non-Data
FISes to which the device responded with R_ERR). Retries of non-Data FISes are included in this count.
Identifier 006h
The counter with identifier 006h returns the number of transmitted Device-to-Host non-Data FISes to
which the host responded with R_ERR. Retries of non-Data FISes are included in this count.

- 90 -
360074232
Identifier 007h
The counter with identifier 007h returns the number of received Host-to-Device non-Data FISes to which
the device responded with R_ERR. Retries of non-Data FISes are included in this count.
Identifier 008h
The counter with identifier 008h returns the number of transmitted Device-to-Host non-Data FISes which
were retried after which the host responded with R_ERR.
Identifier 009h
The counter with identifier 009h returns the number of times the device transitioned into the PhyNRdy
state from the PhyRdy state, including but not limited to asynchronous signal events, power management
events, and COMRESET events. If interface power management is enabled, then this counter may be
incremented due to interface power management transitions.
Identifier 00Ah
The counter with identifier 00Ah returns the number of transmitted Device-to-Host Register FISes with the
device reset signature in response to a COMRESET, which were successfully followed by an R_OK from
the host.
Identifier 00Bh
The counter with identifier 00Bh returns the number of received Host-to-Device FISes of all types (Data
and non-Data) to which the device responded with R_ERR due to CRC error. The count returned for
identifier 00Bh is not required to be equal to the sum of the counters with identifiers 00Fh and 012h.
Identifier 00Dh
The counter with identifier 00Dh returns the number of received Host-to-Device FISes of all types (Data
and non-Data) to which the devices responded with R_ERR for reasons other than CRC error. The count
returned for identifier 00Dh is not required to be equal to the sum of the counters with identifiers 010h and
013h.
Identifier 00Fh
The counter with identifier 00Fh returns the number of received Host-to-Device Data FISes to which the
device responded with R_ERR due to CRC error.
Identifier 010h
The counter with identifier 010h returns the number of received Host-to-Device Data FISes to which the
device responded with R_ERR for reasons other than CRC error.
Identifier 012h
the device responded with R_ERR due to CRC error.
Identifier 013h
the device responded with R_ERR for reasons other than CRC error.

- 91 -
360074232
10.7.14.6.1 Counter Reset Mechanisms
The counter values are not retained across power cycles. The counter values are preserved across
COMRESET and software resets. There are two mechanisms by which the host can explicitly cause the Phy
counters to be reset. The first mechanism is to issue a BIST Activate FIS to the drive. Upon reception of a
BISA Activate FIS the drive will reset all Phy event counters to their reset value. The second mechanism
uses the Read LOG EXT command. When the drive receives a READ LOG EXT command for log page 11h
and bit 0 in the Features register is set to one, the drive will return the current counter values for the
command and then reset all Phy event counter value.
10.7.15 READ MULTIPLE (C4h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
DEVICE 1 L 1 0 LBA(27:24) / 1 L 1 0 Reserved
Head(3:0)
LBA High LBA(23:16) / Cylinder(High) Reserved
LBA Mid LBA(15:8) / Cylinder(Low) Reserved
FEATURES na ---
The read multiple command performs similarly to the Read Sectors command except for the following
features. Interrupts are not issued on each sector, but on the transfer of each block which contains the
number of sectors defined by a Set Multiple Mode command or the default, if no intervening Set Multiple
command has been issued.
Command execution is identical to the Read Sectors operation except that the number of sectors defined by
a Set Multiple Mode command are transferred without interrupts. DRQ qualification of the transfer is required
only at the start of a data block transfer, not required for the transfer of each sector.
The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple
Mode command, which shall be executed prior to the Read Multiple command.
When the Read Multiple command is issued, the Sector Count Register contains the number of required
sectors ( not the number of blocks or the block count ). If the number of required sectors is not evenly
divisible by the block count, The redundant sectors are transferred during the final partial block transfer.
The partial block transfer shall be for N sectors, where
N = The redundant sector count ( block count )
If the Read Multiple command is attempted when Read Multiple command are disabled, the Read Multiple
operation shall be rejected with an Aborted Command error.
Disk errors occurred during Read Multiple command are posted at the beginning of the block or partial block
transfer, but DRQ is still set and the data, including corrupted data, shall be transferred as they normally
would .
The contents of the Command Block Registers following the transfer of a data block which has a sector in
error are undefined. The host should retry the transfer as individual requests to obtain valid error information.
Subsequent blocks or defective blocks are transferred only when the error is a correctable data error. All
other errors after the transfer of the block containing the error terminates the command . Interrupts are
generated when DRQ is set at the beginning of each block or partial block.

- 92 -
360074232
10.7.16 READ MULTIPLE EXT (29h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
This command is basically identical to Read Multiple command except register setting.
This command is available in LBA addressing only.
10.7.17 READ NATIVE MAX ADDRESS (F8h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
DEVICE 1 L 1 0 Reserved 1 L 1 0 Maximum LBA(27:24) /
Maximum Head
LBA High na Maximum LBA(23:16) /
Maximum Cylinder number(High)
LBA Mid na Maximum LBA(15:8) /
Maximum Cylinder number(Low)
LBA Low na Maximum LBA(7:0) /
Maximum Sector number
FEATURES na ---
ER --- Error infomation
This command sets the maximum address in LBA CY, HD, SN register. If CHS( Device / Head register bit6 )
is set to 0, the maximum address shall be Cylinder(LBA High/Mid), Head(Device reg bit3-0), Sectore
Number(LBA Low) value.
If the 48-bit native max address is greater than 268,435,455(28bit:FFFFFFFh), the Read Native Max
Address command shall return a maximum value of 268,435,454(FFFFFFEh).

- 93 -
360074232
10.7.18 READ NATIVE MAX ADDRESS EXT (27h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA high(exp) na Maximum LBA(47:40)
LBA High na Maximum LBA(23:16)
LBA Mid(exp) na Maximum LBA(39:32)
LBA Mid na Maximum LBA(15: 8)
LBA Low(exp) na Maximum LBA(31:24)
LBA Low na Maximum LBA( 7: 0)
(exp)
FEATURES (exp) na ---
FEATURES na ---
This command sets the maximum address (LBA value).
10.7.19 READ SECTOR(S) (20h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Head(3:0)
LBA High LBA(23:16) / Cylinder(High)
LBA Mid LBA(15:8) / Cylinder(Low)
LBA Low LBA (7:0) / Sector Number
FT FEATURES na ---
Setting BSY bit, the drive will seek to the target cylinder if the head is not on target track ( implied seek ),
select the head and begin to read the number of sector defined in SC register ( 1-256 ) starting from the
target sector. After finding ID of target sector and having 1 sector of data read into the buffer RAM, the drive
sets DRQ in status register and generates interrupt to report to the host that the drive is ready to transfer the
next data.
In case of multi-sector transfer, DRQ bit is reset and BSY is set after 1 sector transfer to prepare for the
next sector transfer.
An uncorrectable data can also be transferred but the subsequent operation will terminate at the LBA (or
cylinder, head, and sector) position in the Shadow Block register. When a sector is ready to be read by the
host, an interrupt is issued. After the last sector is read by the host, no interrupt is issued at the end of a
command.

- 94 -
360074232
10.7.20 READ SECTOR(S) EXT (24h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
Setting BSY bit, the drive will seek to the target cylinder if the head is not on target track ( implied seek ),
select the head and begin to read the number of sector defined in SC register ( 1-65536 ) starting from the
target sector. After finding ID of target sector and having 1 sector of data read into the buffer RAM, the drive
sets DRQ in status register and generates interrupt to report to the host that the drive is ready to transfer the
next data.
In case of multi-sector transfer, DRQ bit is reset and BSY is set after 1 sector transfer to prepare for the next
sector transfer.
An uncorrectable data can also be transferred but the subsequent operation will terminate at the LBA
position in the Shadow Register Block registers. When a sector is ready to be read by the host, an interrupt
is issued. After the last sector is read by the host, no interrupt is issued at the end of a command.
10.7.21 READ VERIFY SECTOR(S) (40h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Head(3:0)
FEATURES na ---
This command is identical to a Read command except that the drive has read the data from the media, and
the DRQ bit is not set and no data is sent to the host. This allows the system to verify the integrity of the
drive. A single interrupt is generated upon completion of a command or when an error occurs.

- 95 -
360074232
10.7.22 READ VERIFY SECTOR(S) EXT (42h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
This command is identical to a Read EXT command except that the drive has read the data from the media,
and the DRQ bit is not set and no data is sent to the host. This allows the system to verify the integrity of
the drive. A single interrupt is generated upon completion of a command or when an error occurs.
10.7.23 RECALIBRATE3 (1xh)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
This command will set BSY bit and move the R/W heads on the disk to cylinder 0. At the completion of a
seek , it revises the status, resets BSY and generates an interrupt
3
ATA/ATAPI-4 defines this command as Vendor specific. The drive supports this command to maintain ATA-3, and the previous
models compatibility. User is recommended not to use this command.

- 96 -
360074232
10.7.24 SECURITY SET PASSWORD (F1h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
This command requests a transfer of a sector of data from the host including the information specified in the
table below. The function of this command is decided by the transferred data.
The revision code field is returned in the IDENTIFY DEVICE word 92. The valid revision codes are 0001h
through FFFEh. A value of 0000h or FFFFh indicated that the Master Password Revision Code is not
supported.
Table 10.7-18 Security Set Password information
Word Content
0 Control word
Bits 15-9 Reserved
Bits 8 Security level 0=High
1=Maximum
Bits 7-1 Reserved
Bit 0 Identifier 0=set user password
1=set master password
1-16 Password ( 32 bytes )
17 Master Password Revision Code (valid if word 0 bit 0 = 1)
18-255 Reserved
The settings of the identifier and security level bits interact as shown in the table below.
Table 10.7-19 Identifier and security level
Identifier Level Command result

User High The password supplied with the command will be saved as the new
user password. The lock function will be enabled by the next
power-on. The drive can then be unlocked by either the user password
or the previously set master password.
Master High This combination will set a master password but will not enable the
lock function. The security level is not changed. Master password
revision code set to the value in Master Password Revision Code field.
User Maximum The password supplied with the command will be saved as the new
user password. The lock function will be enabled by the next
power-on. The drive can only be unlocked by the user password. The
master password previously set is still stored in the drive but will not be
used to unlock the drive.
Master Maximum This combination will set a master password but will not enable the
lock function. The security level is not changed. Master password
revision code set to the value in Master Password Revision Code field.

- 97 -
360074232
10.7.25 SECURITY UNLOCK (F2h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
This command requests the host to transfer a sector of data including ones described in the table below .
Table 10.7-20 Security Unlock Information

Word Content
0 Control word
Bit 15-1 Reserved
Bit 0 Identifier 0=compare user password
1=compare master password
1-16 Password (32 bytes)
17-255 Reserved
If the Identifier bit is set to master and the drive is in high security level, then the supplied password will be
compared with the stored master password. If the drive is in maximum security level, then the SECURITY
UNLOCK command will be rejected.
If the Identifier bit is set to user, the drive compares the supplied password with the stored user password.
If the drive fails in comparing passwords, then the drive returns an abort error to the host and decrements the
unlock counter. This counter is initially set to five and will be decremented for each mismatched passwords
when SECURITY UNLOCK is issued and the drive is locked. When this counter is zero, SECURITY
UNLOCK and SECURITY ERASE UNIT commands are aborted until the next power-on reset or hard reset.
SECURITY UNLOCK commands issued when the drive is unlocked have no effect on the unlock counter.
10.7.26 SECURITY ERASE PREPARE (F3h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
The SECURITY ERASE PREPARE command must be issued immediately before the SECURITY ERASE
UNIT command to enable the drive erase and unlock. This command can prevent accidental erasure of the
drive.

- 98 -
360074232
10.7.27 SECURITY ERASE UNIT (F4h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
This command must be issued immediately after the SECURITY ERASE PREPARE command.
This command requests to transfer a sector of data from the host including the data specified in the following
table. If the password does not match, the drive rejects the command with an Aborted command error.
Table 10.7-21 Security Erase Unit Information

Word Content
0 Control word
Bit 15-2 Reserved
Bit 1 Erase Mode 0=Normal Erase
1=Enhanced Erase
17-255 Reserved
The SECURITY ERASE UNIT command erases all user data. The SECURITY ERASE PREPARE command
must be completed immediately prior to the SECURITY ERASE UNIT command, otherwise, the SECURITY
ERASE UNIT command shall be aborted..
When Normal Erase mode isspecified, the SECURITY ERASE UNIT command shall write binary zeroes to
all user data areas. When Enhanced Erase mode isspecified, the device shall write predetermined data
patterns to all user data areas. In Enhanced Erase mode, all previously written user data shall be overwritten,
including sectors that are no longer in use due to reallocation.
This command disables the drive lock function, however, the master password is still stored internally within
the drive and may be reactivated later when a new user password is set.
10.7.28 SECURITY FREEZE LOCK (F5h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
The SECURITY FREEZE LOCK allows the drive to enter frozen mode. After the completion of this
command, any other commands that update the drive lock functions are rejected. The drive recovers from
the frozen mode by power-on reset or hard reset. If SECURITY FREEZE LOCK is issued when the drive is
in frozen mode, the drive executes the command and remains in frozen mode.
Following commands are rejected when the drive is in SECURITY FREEZE LOCK mode.
 SECURITY SET PASSWORD
 SECURITY UNLOCK
 SECURITY ERASE PREPARE
 SECURITY ERASE UNIT
 SECURITY DISABLE PASSWORD
- 99 -
360074232
10.7.29 SECURITY DISABLE PASSWORD (F6h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
This command can be executed only when the drive is in unlocked mode. When the drive is in locked mode,
the drive rejects the command with an Aborted command error.
The SECURITY DISABLE PASSWORD command requests a transfer of a single sector of data from the
host including the information specified in the following table. Then the drive checks the transferred
password. If the user password or the Master password match the given password, the drive disables the
lock function. This command does not change the Master password which may be reactivated later by
setting a user password.
Table 10.7-22 Security Disable Information

Word Content
0 Control word
Bit 15-1 Reserved
17-255 Reserved
10.7.30 SEEK (7xh)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
DEVICE 1 L 1 0 LBA (27:24) / 1 L 1 0 Reserved
Head(3:0)
LBA High LBA (23:16) / Cylinder(High) Reserved
LBA Mid LBA (15:8) / Cylinder(Low) Reserved
LBA Low LBA (7:0])/ Sector Number Reserved
SECTOR COUNT Ssector Count Reserved
FEATURES na ---
This command moves the R/W heads to the cylinder specified in the Shadow Register Block registers. The
rive sets BSY and starts seek operation. After the completion of a seek operation, the drive asserts DSC4,
negates BSY, and return the interrupt.
If CY, HD and SN registers show invalid address, “ID Not Found” error is reported and no seek operation
shall be executed. All commands related to data access possess Implied Seek function and don't need this
command.
4
ATA-2 Notes: Prior to ATA-2 standard, this bit indicated that the device was on track. This bit may be used for other purposes in
future standards. For compatibility the drive supports this bit as ATA-1 specifies. User is recommended not to use this bit.
- 100 -
360074232
10.7.31 SET FEATUERS (EFh)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA High Subcommand specific na
LBA Mid Subcommand specific na
LBA Low Subcommand specific na
SECTOR COUNT Mode Selection (*2) na
FEATURES Features(*1) ---
*1 :Features: FT register defines following selections.
Table 10.7-23 SET FEAUTER defines
FEATURES Value Description

02h Enable write cache feature
03h Select data transfer mode
05h Enable advanced power management
10h Enable use of Serial ATA feature
41h Enable Freefall Control Feature
55h Disable read look-ahead feature
66h Disable reverting to power on defaults by soft reset
82h Disable write cache feature
85h Disable advanced power management
90h Disable use of Serial ATA feature
AAh Enable read look-ahead feature
C1h Disable Freefall Control feature
CCh Enable reverting to power on defaults by soft reset
others Invalid (reporting with Aborted Command Error)
*2 : Mode Selection
1) Data transfer mode : 03h

Mode selection for data transfer is specified in sector count register. Upper 5 bits show transfer
mode and lower 3 bits show mode figure.
Table 10.7-24 Data transfer mode setting
Sector Count Value Description

00h PIO default transfer mode
08h-0Ch PIO flow control transfer mode 0 to 4
20h-22h Multiword DMA mode 0 to 2
40h-45h Ultra DMA mode 0 to 5
others Reserved
PIO default mode is mode 4 flow control. DMA default mode is Multiword DMA mode 2.

- 101 -
360074232
2) Advanced Power Management : 05h
The level of Advanced Power Management function is set in Sector count register.
Table 10.7-25 APM mode seting

C0h-FEh Mode0 (Power save up to Low Power Idle)
80h-BFh Mode1 (Power save up to Low Power Idle)
01h-7Fh Mode2 (Power save up to Standby)
00h,FFh Aborted
Transition time of power save is changed dynamically in Mode1 and Mode2 due to Adaptive power
control function. The function level is set to Mode1 when Advanced Power Management function is
disabled.
If FT register has any other value, the drive rejects the command with Abort Command error.
3) Serial ATA feature : 10h/90h

The Sector Count register contains the specific Serial ATA feature to enable or disable. The specific
Serial ATA features are defined as below.
Table 10.7-26 Serial ATA feature setting

01h Non-Zero buffer offset in DMA Setup FIS (*a)
02h DMA Setup FIS Auto-Activate optimization (*b )
03h Device-Initiated interface power state transitions (*c)
04h Guaranteed In-Order Data delivery (*a)
05h Asynchronous Notification (*d)
06h Software Settings Preservation (*e)
*a Command reports Command Aborted because of not supported function.

*b Disabled when power on. The enable/disable state for DMA Setup FIS Auto-Activate optimization will
be preserved across software reset. The enable/disable state for Auto-Activate optimization will be
reset to default state upon COMRESET.
*c Disabled when power on. The enable/disable state for device initiated power management will persist
across software reset. The enable/disable state shall be reset to default disabled state upon
COMRESET.
*d Command reports no error but do nothing.
*e Enabled when power on.
The software setting that shall be preserved across COMRESET is below when the function enabled.

- 102 -
360074232
Table 10.7-27 SSP Power on setting
Command/Setting Description
Initialize Device Parameters Drive settings established with the Initialize
Device Parameter commands
Power Management Feature Set The Standby timer used in the Power
Standby Timer Management feature set.
Security mode state The security mode state established by Security
Mode feature set commands. The drive will not
transition to a different security mode state
based on a COMRESET.
Security Freeze Lock The Frozen mode setting established by the
Security Freeze Lock command
Security Unlock The unlock counter that is decremented as part
of a failed Security Unlock command attempt.
Set Address Max (EXT) The maximum LBA specified in Set Address
Max od Set Address Max Ext.
Set Features (Write Cache The write cache enable/disable setting
Enable/Disable) established by the Set Features command with
subcommand code of 02h and 82h.
Set Features (Set Transfer Mode) PIO, Multiword and UDMA transfer mode setting
established by the Set Features command with
subcommand code of 03h.
Ser Features (Advanced Power The advanced power management
Management Enable/Disable) enable/disable setting established by the Set
Feature command with subcommand code of
05h or 85h. The advanced power management
level established in the Sector Count register
when advanced power management is enabled
will also be preserved.
Set Features (Read Look-Ahead) The read look-ahead enable/disable setting
established by the Set Features command with
subcommand code of 55h or AAh
Set Features(Reverting to Defaults) The reverting to power-on defaults
enable/disable setting established by the SET
FEATURES command with a subcommand
code of CCh or 66h
Set Multiple Mode The block size established with the Set Multiple
Mode command.
4) Freefall Control feature (Optional)

Table 10.7-28 FFS setting

00h Vndor’s recommended setting
01-FFh A larger number means more sensitive
The enable and disable of this feature and the sensitivity level is non-volatile.
They are not affected by device power cycle.
5) Default settings after power on or hard reset are

Data transfer mode of Multiword DMA mode 2, PIO mode 4 flow control,
look-ahead read enabled, write cache enabled, advanced power management enabled,
READ/WRITE Multiple command enabled (16 sectors)
and reverting to power on defaults by soft reset disabled.
*Please see refer 10.13 Reset

- 103 -
360074232
10.7.32 SET MAX (F9h)
Individual SET MAX commands are identified by the value placed in the Features register. Table 10.7-29
shows these Features register values. But regardless of Feature register value, the case this command is
immediately proceded by a Read Native Max ADRESS comamnd, it is interpreted as a Set Max ADDRESS
command.
Table 10.7-29 SET MAX Features register values
FEATURE Value Command

00h Obsolete
01h SET MAX SET PASSWORD
02h SET MAX LOCK
03h SET MAX UNLOCK
04h SET MAX FREEZE LOCK
05h-FFh Reserved
10.7.32.1 SET MAX ADDRESS

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
DEVICE 1 L 1 0 LBA(27:24) / 1 L 1 0 last address
Head(3:0)
SECTOR COUNT 00h or 01h(Bit0:Volatile bit) Reserved
FEATURES 00h(*1) ---
*1: Obsolete
This command specifies the the maximum address in a range of actual drive capacity. The values set in
CY, HD, SN registers indicate the maximum address that can be accessed. In CHS mode, the value of Read
Native Max Address command should be set in HD, SN register. Otherwise, the value shall be ignored and
the value of Read Max Address command will be used. If an LBA bit (DRV / HD register bit 6) is set, the
value in LBA mode shall be set. If the address exceeding the set value is accessed , “ ABORT ERROR
“ error will be reported. This set value affects the values of WORD 1, 54, 57, 58, 60, 61, 100-103 of
IDENTIFY DEVICE command.
This command shall be immediately preceded by Read Native Max Address command. Otherwise, it will be
terminated with “ ABORT ERROR ” .
If this command is issued twice with a volatile bit set to 1 after power-up or hardware reset, “ID Not Found
error” will be reported.
If a host protected area has been established by a SET MAX ADDRESS EXT command, this command will
be terminated with “ ABORT ERROR ” .
Volatile bit ( SC register bit 0 ) :
If this command is issued with a volatile bit set to 1, the set value of this command is valid after power-up or
hardware reset.
If this command is issued with a volatile bit cleared to 0, the set value of this command shall be cleared
after hard reset or power-on and the maximam value shall be the last value with a volatile bit set to 1.

- 104 -
360074232
10.7.32.2 SET MAX SET PASSWORD

F9h with the content of the Features register equal to 01h.

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES 01h ---
This command is not immediately preceded by a READ NATIVE MAX ADDRESS command. If this command
is immediately preceded by a READ NATIVE MAX ADDRESS command, it shall be interpreted as a SET
MAX ADDRESS command.
This command requests a transfer of a single sector of data from the host. Table 10.7-39 defines the content
of this sector of information. The password is retained by the drive until the next power cycle. When the drive
accepts this command the drive is in Set_Max_Unlocked state.
Table 10.7-30 SET MAX SET PASSWORD data content
Word Content
0 Reserved
17-255 Reserved
10.7.32.3 SET MAX LOCK


REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES 02h ---
The SET MAX LOCK command sets the drive into Set Max Locked state. After this command is completed
any other SET MAX commands except SET MAX UNLOCK and SET MAX FREEZE LOCK are rejected. The
drive remains in this state until a power cycle or the acceptance of a SET MAX UNLOCK or SET MAX
FREEZE LOCK command.

- 105 -
360074232
10.7.32.4 SET MAX UNLOCK


REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES 03h ---
This command requests a transfer of a single sector of data from the host. Table 10.7-39 defines the content
of this sector of information.
The password supplied in the sector of data transferred shall be compared with the stored SET MAX
password.
If the password compare fails, then the drive returns command aborted and decrements the unlock counter.
On the acceptance of the SET MAX LOCK command, this counter is set to a value of five and shall be
decremented for each password mismatch when SET MAX UNLOCK is issued and the drive is locked. When
this counter reaches zero, then the SET MAX UNLOCK command shall return command aborted until a power
cycle.
If the password compare matches, then the drive shall make a transition to the Set Max Unlocked state and all
SET MAX commands shall be accepted.
10.7.32.5 SET MAX FREEZE LOCK

F9h with the content of the Features register equal to 04h

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES 04h ---
A SET MAX SET PASSWORD command shall previously have been successfully completed. This command
is not immediately preceded by a READ NATIVE MAX ADDRESS command. If this command is immediately
preceded by a READ NATIVE MAX ADDRESS command, it is interpreted as a SET MAX ADDRESS
command.
The SET MAX FREEZE LOCK command sets the drive to Set Max Frozen state. After command completion
any subsequent SET MAX commands are rejected.
Commands disabled by SET MAX FREEZE LOCK are:

 SET MAX ADDRESS
 SET MAX SET PASSWORD
 SET MAX LOCK
 SET MAX UNLOCK

- 106 -
360074232
10.7.33 SET MAX ADDRESS EXT (37h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA high(exp) LBA(47:40) last address
LBA High LBA(23:16) last address
LBA Mid(exp) LBA(39:32) last address
LBA Mid LBA(15: 8) last address
LBA Low(exp) LBA(31:24) last address
LBA Low LBA( 7: 0) last address
SECTOR COUNT 0000h or 0001h Reserved
(exp) (bit0:Volatile bit)
SECTOR COUNT
This command specifies the the maximum address in a range of actual drive capacity. If the address
exceeding the set value is accessed , “ ABORT ERROR “ error will be reported. This set value affects the
values of WORD 60, 61, 100-103 of IDENTIFY DEVICE command.
This command shall be immediately preceded by Read Native Max Address EXT command. Otherwise, it
will be terminated with “ ABORT ERROR ” .
If this command is issued twice with a volatile bit set to 1 after power-up or hardware reset, “ID Not Found
error” will be reported.
If a host protected area has been established by a SET MAX ADDRESS command, this command will be
terminated with “ ABORT ERROR ” .
Volatile bit ( SC register bit 0 ) :
If this command is issued with a volatile bit set to 1, the set value of this command is valid after power-up or
hardware reset.
If this command is issued with a volatile bit cleared to 0, the set value of this command shall be cleared
after hard reset or power-on and the maximam value shall be the last value with a volatile bit set to 1.

- 107 -
360074232
10.7.34 SLEEP (E6h/99h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
1 0 0 1 1 0 0 1
SECTOR COUNT shown below na
Power Control is a group of commands which controls low power mode in the drive. The drive has three
types of power mode:
IDLE, STANDBY and SLEEP mode
When SC = x, the drive enters sleep mode immediately. After entering the sleep mode, the drive issues an
interrupt to report the host that the command has been completed. The drive recovers from sleep mode and
enters stand-by mode by receiving a reset.
10.7.35 SMART Function Set (B0h)
This command has a number of separate functions which can be selected via the Feature Register when the
command is issued. The subcommands and their respective codes are listed below.
Subcommand Code
SMART Read Attribute Values D0h

SMART Read Attribute Thresholds D1h
SMART Enable/Disable Autosave D2h
SMART Save Attribute Values D3h
SMART Execute Off-Line Immidiate D4h
SMART Read Log Sector D5h
SMART Write Log Sector D6h
SMART Enable Operations D8h
SMART Disable Operations D9h
SMART Return Status DAh
SMART Enable/Disable Automatic Off-Line DBh

- 108 -
360074232
10.7.35.1 SMART Read Attribute values

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA High C2h Reserved
LBA Mid 4Fh Reserved
LBA Low na Reserved
FEATURES D0h ---
This command transfers SMART data as 512 byte data. Upon receipt of this command, the drive sets BSY,
sets the SMART data on the buffer. Then, it sets DRQ, resets BSY, issue an interrupt to report that the drive
is ready to transfer data.
Table 10.7-31 SMART Read Attribute values data content
Byte Description
0-1 Data structure revision number
2-361 1st-30th Individual attribute data
362 Off-line data collection status
363 Self-test execution status
364-365 Total time in seconds to complete off-line data collection activity
366 Reserved
367 Off-line data collection capability
368-369 SMART capability
370 Error logging capability
bit7-1 Reserved
bit 0 1= Device error logging supported
371 Self-test Failure Checkpoint
372 Short self-test routine recommended polling time (in minutes)
373 Extended self-test routine recommended polling time (in minutes)
If FFh, show bytes 375-376 for polling time
374 Reserved
375-376 Extended self-test routine recommended polling time (in minutes)
377-510 Reserved
511 Data structure Checksum
BYTE 0-1: Data structure revision number

0010h is set

- 109 -
360074232
BYTE 2-361: Individual attribute data

The following table defines 12BYTE data for each Attribue data.
Offset Byte Description
0 Attribute ID number 01 - FFh
1-2 Status flag
bit 0 (pre-failure/advisory bit)
0: If attribute value is less than the threshold, the drive is in advisory condition.
Product life period may expired.
1: If attribute value is less than the threshold, the drive is in pre-failure condition.
The drive may have failure.
bit 1 (on-line data collection bit)
0: Attribute value will be changed during off-line data collection operation.
1: Attribute value will be changed during normal operation.
bit 2 (Performance Attribute bit)
bit 3 (Error rate attribute bit)
bit 4 (Event Count Attribute bit)
bit 5 (Self-Preserving Attribute bit)
bit 6-15 Reserved
3 Attribute value 01h-FDh *1
00h, FEh, FFh = Not in use
01h = Minimum value
64h = Initial value
Fdh = Maximum value
4 Worst Ever normalized Attribute Value
( valid values from 01h-FEh )
5-10 Raw Attribute Value
Attribute specific raw data ( FFFFFFFFh - reserved as saturated value )
11 Reserved ( 00h )
*1 For ID=199 CRC Error Count Initial value = C8h
ID Attribute Name
0 Indicates that entry in the data structure is not used
1 Read Error Rate
2 Throughput Performance
3 Spin Up Time
4 Start/Stop Count
5 Reallocated Sector Count
7 Seek Error Rate
8 Seek Time performance
9 Power-On hours Count
10 Spin Retry Count
12 Drive Power Cycle Count
191 Shock Sense Count
192 Power-off Retract Count
193 Load Cycle Count
194 Temperature
196 Re-allocated Sector Event
197 Current Pending sector Count
198 Off-Line Scan Uncorrectable Sector Count
199 CRC Error Count
220 Disk Shift
222 Loaded Hours
223 Load Retry Count
224 Load Friction
226 Load in Time
240 Write Head
254 Free Fall Sensor Event Count (Optional)

- 110 -
360074232
BYTE 362: Off-line data collection status
Value Definition
00h or 80h Off-line data collection activity was never started.
01h Reserved
02h or 82h Off-line data collection activity was completed without error.
03h or 83h Off-line activity in progress.
04h or 84h Off-line data collection activity was suspended by an interrupting command from host.
05h or 85h Off-line data collection activity was aborted by an interrupting command from host.
06h or 86h Off-line data collection activity was aborted by the drive with a fatal error.
07h-FFh Reserved
BYTE 363: Self-test execution status

The self-test execution status byte reports the execution status of the self-test routine.
Bits 0-3 (Percent Self-Test Remaining) The value in these bits indicates an approximation of the
percent of the self-test routine remaining until completion in ten percent increments. Valid values are
0 through 9. A value of 0 indicates the self-test routine is complete. A value of 9 indicates 90% of
total test time remaining.
Bits 4-7 (Self-test Execution Status) The value in these bits indicates the current Self-test Execution
Status .
Self-test execution status values

Value Description
0 The previous self-test routine completed without error or no self-test has ever been run
1 The self-test routine was aborted by the host
2 The self-test routine was interrupted by the host with a hard or soft reset
3 A fatal error or unknown test error occurred while the drive was executing its self-test
routine and the drive was unable to complete the self-test routine.
4 The previous self-test completed having a test element that failed and the test element
that failed is not known.
5 The previous self-test completed having the write element or the electrical element of
the test failed.
6 The previous self-test completed having the servo (and/or seek) test element of the
test failed.
7 The previous self-test completed having the read element of the test failed.
8-14 Reserved.
15 Self-test routine in progress.
BYTE 364-365: Total time

The time for off-line data collection operation ( sec.)
BYTE 366: Reserve
BYTE 367: Off-line data collection capability

bit 0 (Execute off-line immediate implemented bit
1 SMART EXECUTE OFF-LINE IMMEDIATE command supported.
0 SMART EXECUTE OFF-LINE IMMEDIATE command NOT supported.
This bit is set to 1
bit 1 (enable/disable automatic off-line implemented bit)

1 SMART ENABLE/DISABLE AUTOMATIC OFF-LINE command supported.
0 SMART ENABLE/DISABLE AUTOMATIC OFF-LINE command NOT supported.

- 111 -
360074232
bit 2 (abort/restart off-line by host)

1 If another command is issued, off-line data collection operation is aborted.
0 If another command is issued, off-line data collection operation is interrupted and then the
operation will be continued.
bit 3 (off-line read scanning implemented bit)

If this bit is cleared to zero, the drive does not support off-line read scanning. If this bit is set to
one, the drive supports off-line read scanning. This bit is set to 1.
bit 4 (self-test implemented bit)

If this bit is cleared to zero, the drive does not implement the Short and Extended self-test routines.
If this bit is set to one, the drive implements the Short and Extended self-test routines. This bit is set
to 1.
bits 5 (reserved).
This bit is set to 0.
bits 6 (Selective self-test implemented bit)

If this bit is cleared to zero, the drive does not implement the Selective self-test routine. If this bit is
set to one, the drive implements the Selective self-test routine. This bit is set to 1.
bits 7 (reserved).
This bit is set to 0.
BYTE 368-369: SMART capability

bit 0 (power mode SMART data saving capabilities bit)
1 SMART data is saved before Power save mode changes.
0 SMART data is NOT saved before Power save mode changes.
bit 1 (SMART data autosave after event capability bit)

This bit is fixed to 1
bit 2-15 Reserved
BYTE 370 Error logging capability
BYTE 371 Self-test Failure Checkpoint

This byte reports the checkpoint when previos self-test failed.
BYTE 372-373, BYTE 375-376:: Self-test routine recommended polling time

The self-test routine recommended polling time is equal to the number of minutes that is the minimum
recommended time before which the host should first poll for test completion status. Actual test time
could be several times this value. Polling before this time could extend the self-test execution time or abort
the test depending on the state of bit 2 of the off-line data capability bits.
BYTE 374, BYTE377-510:: Reserved
BYTE 511: Data structure checksum

Checksum of the first 511 byte

- 112 -
360074232
10.7.35.2 SMART Read Attribute thresholds

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low na Reserved
FEATURES D1h ---
This command transfers attribute thresholds of the drive as 512 byte data.
Upon receipt of the command, the drive sets BSY, sets SMART data on the buffer, then, sets DRQ, resets
BSY and issues an interrupt to report to the host that data transfer is ready.
Table 10.7-32 SMART Read Attribute thresholds data content
Byte Descriptions
0-1 Data structure revision number
2-361 1st-30th Individual attribute threshold data
362-510 Reserved
511 Data structure checksum
BYTE 0-1: Data structure revision number

The value for this byte is 0010h.
BYTE 2-361: Individual attribute threshold data

Individual attribute threshold data consists of 12 byte data. ( See the following fig.)
Offset Byte Description

0 Attribute ID number 01h - FFh
1 Attribute Threshold
00h= Always passed
01h= Minimum value
FDh= Maximum value
FEh, FFh= Not in use
2-11 Reserved
BYTE 362-510: Reserved
BYTE 511: Data structure checksum

The checksum of the first 511 byte.

- 113 -
360074232
10.7.35.3 SMART Enable Disable Attribute Autosave

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low na Reserved
FEATURES D2h ---
This command enables and disables the attribute autosave function within the drive. This command allow the
drive to automatically save its updated attribute values to the attribute data sector at mode transition or cause
the autosave feature to be disabled. The state of the attribute autosave feature (either enabled or disabled)
will be preserved by the drive across power cycles.
A value of zero written by the host into the drive’s Sector Count register before issuing this command may
disable this function. Disabling this feature does not preclude the drive from saving attribute values to the
attribute data sector during other normal save operations.
A value of F1h written by the host into the drive’s Sector Count register before issuing this command will
cause this function to be enabled. Any other non-zero value written by the host into this register before issuing
this command will not change the state of the attribute autosave feature.
Upon receipt of the command from the host, the drive sets BSY, enables or disables the autosave function ,
clears BSY and asserts INTRQ.
10.7.35.4 SMART Save Attribute Values

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low na Reserved
FEATURES D3h ---
This command immediately saves changed attribute values. Upon receipt of the command, the drive sets
BSY, saves the attribute values, clears BSY and issues an interrupt.

- 114 -
360074232
10.7.35.5 SMART Execute Off-line Immediate

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low Subcommand specific Reserved
FEATURES D4h ---
This command causes the drive to immediately initiate the activities that collect SMART data in an off-line
mode and then save this data to the drive 's non-volatile memory, or execute a self-diagnostic test routine
in either captive or off-line mode.
The sector Number register will be set to specify the operation to be executed.
Table 10.7-33 SMART Execute Off-Line Immediate Sector Number
Value Description of subcommand to be executed

0 Execute SMART off-line routine immediately in off-line mode
1 Execute SMART Short self-test routine immediately in off-line mode
2 Execute SMART Extended self-test routine immediately in off-line mode
3 Reserved
4 Execute SMART Selective self-test routine immediately in off-line mode
5-126 Reserved
127 Abort off-line mode self-test routine
128 Reserved
129 Execute SMART Short self-test routine immediately in captive mode
130 Execute SMART Extended self-test routine immediately in captive mode
131 Reserved
132 Execute SMART Selective self-test routine immediately in captive mode
133-255 Reserved

- 115 -
360074232
10.7.35.5.1 Off-line mode

The following describes the protocol for executing a SMART EXECUTE OFF-LINE IMMEDIATE
subcommand routine (including a self-test routine) in the off-line mode.
a) The drive executes command completion before executing the subcommand routine.
b) After clearing BSY to zero and setting DRDY to one after receiving the command, the drive will not set
BSY nor clear DRDY during execution of the subcommand routine.
c) If the drive is in the process of performing the subcommand routine and is interrupted by any new
command from the host except a SLEEP, SMART DISABLE OPERATIONS, SMART EXECUTE
OFF-LINE IMMEDIATE, STANDBY IMMEDIATE or IDLE IMMEDIATE command, the drive suspends or
aborts the subcommand routine and service the host within two seconds after receipt of the new
command. After servicing the interrupting command from the host the drive may re-initiate or resume the
subcommand routine without any additional commands from the host.
d) If the drive is in the process of performing a subcommand routine and is interrupted by a SLEEP
command from the host, the drive will suspend or abort the subcommand routine and execute the SLEEP
command. If the drive is in the process of performing any self-test routine and is interrupted by a SLEEP
command from the host, the drive will abort the subcommand routine and execute the SLEEP command.
e) If the drive is in the process of performing the subcommand routine and is interrupted by a SMART
DISABLE OPERATIONS command from the host, the drive will abort the subcommand routine and service
the host within two seconds after receipt of the command.
f) If the drive is in the process of performing the subcommand routine and is interrupted by a SMART
EXECUTE OFF-LINE IMMEDIATE command from the host, the drive will abort the subcommand routine
and service the host within two seconds after receipt of the command. The drive will then service the new
SMART EXECUTE OFF-LINE IMMEDIATE subcommand.
g) If the drive is in the process of performing the subcommand routine and is interrupted by a STANDBY
IMMEDIATE or IDLE IMMEDIATE command from the host, the drive will suspend or abort the
subcommand routine, and service the host within two seconds after receipt of the command. After
receiving a new command that causes the drive to exit a power saving mode, the drive will initiate or
resume the subcommand routine without any additional commands from the host unless these activities
were aborted by the host.
h) While the drive is performing the subcommand routine it will not automatically change power states (e.g.,
as a result of its Standby timer expiring).
If an error occurs while a drive is performing a self-test routine the drive may discontinue the testing and place
the test results in the Self-test execution status byte.
10.7.35.5.2 Captive mode

When executing a self-test in captive mode, the drive sets BSY to one and executes the self-test routine after
receipt of the command. At the end of the routine the drive places the results of this routine in the Self-test
execution status byte and executes command completion. If an error occurs while a drive is performing the
routine the drive may discontinue its testing, place the results of this routine in the Self-test execution status
byte, and complete the command.
10.7.35.5.3 SMART off-line routine

This routine will only be performed in the off-line mode. The results of this routine are placed in the Off-line
data collection status byte.
10.7.35.5.4 SMART Short self-test routine

Depending on the value in the Sector Number register, this self-test routine may be performed in either the
captive or the off-line mode. This self-test routine should take on the order of ones of minutes to complete.
10.7.35.5.5 SMART Extended self-test routine

Depending on the value in the Sector Number register, this self-test routine may be performed in either the
captive or the off-line or mode. This self-test routine should take on the order of tens of minutes to complete.

- 116 -
360074232
10.7.35.5.6 SMART Selective self-test routine

When the value in the LBA Low register is 4 or 132, the Selective self-test routine shall be performed. This
self-test routine shall include the initial tests performed by the Extended self-test routine plus a selectable read
scan. The host shall not write the Selective self-test log while the execution of a Selective self-test command
is in progress.
The user may choose to do read scan only on specific areas of the media. To do this, user shall set the test
spans desired in the Selective self-test log and set the flags in the Feature flags field of the Selective self-test
log to indicate do not perform off-line scan. In this case, the test spans defined shall be read scanned in their
entirety. The Selective self-test log is updated as the self-test proceeds indicating test progress. When all
specified test spans have been completed, the test is terminated and the appropriate self-test execution status
is reported in the SMART READ DATA response depending on the occurrence of errors. The following figure
shows an example of a Selective self-test definition with three test spans defined. In this example, the test
terminates when all three test spans have been scanned.
User LBA space
LBA 0 LBA max

Test Test Test
span span span
1 2 3
Starting LBA for Starting LBA for Starting LBA for

test span 1 test span 2 test span 3
Ending LBA for Ending LBA for Ending LBA for

test span 1 test span 2 test span 3
Selective self-test test span example

After the scan of the selected spans described above, a user may wish to have the rest of media read
scanned as an off-line scan. In this case, the user shall set the flag to enable off-line scan in addition to the
other settings. If an error occurs during the scanning of the test spans, the error is reported in the self-test
execution status in the SMART READ DATA response and the off-line scan is not executed. When the test
spans defined have been scanned, the drive shall then set the off-line scan pending and active flags in the
Selective self-test log to one, the span under test to a value greater than five, the self-test execution status in
the SMART READ DATA response to 00h, set a value of 03h in the off-line data collection status in the
SMART READ DATA response and shall proceed to do an off-line read scan through all areas not included in
the test spans. This off-line read scan shall completed as rapidly as possible, no pauses between block reads,
and any errors encountered shall not be reported to the host. Instead error locations may be logged for future
reallocation. If the drive is powered-down before the off-line scan is completed, the off-line scan shall resume
when the drive is again powered up. From power-up, the resumption of the scan shall be delayed the time
indicated in the Selective self-test pending time field in the Selective self-test log. During this delay time the
pending flag shall be set to one and the active flag shall be set to zero in the Selective self-test log. Once the
time expires, the active flag shall be set to one, and the off-line scan shall resume. When the entire media
has been scanned, the off-line scan shall terminate, both the pending and active flags shall be cleared to zero,
and the off-line data collection status in the SMART READ DATA response shall be set to 02h indicating
completion.
During execution of the Selective self-test, the self-test executions time byte in the Device SMART Data
Structure may be updated but the accuracy may not be exact because of the nature of the test span
segments. For this reason, the time to complete off-line testing and the self-test polling times are not valid.
Progress through the test spans is indicated in the selective self-test log.
A hardware or software reset shall abort the Selective self-test except when the pending bit is set to one in the
Selective self-test log (see 10.7.35.6.6). The receipt of a SMART EXECUTE OFF-LINE IMMEDIATE
command with 0Fh, Abort off-line test routine, in the LBA Low register shall abort Selective self-test regardless
of where the drive is in the execution of the command. If a second self-test is issued while a selective self-test
is in progress, the selective self-test is aborted and the newly requested self-test is executed.

- 117 -
360074232
10.7.35.6 SMART Read Log Sector

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low Log Sector Address Reserved
SECTOR COUNT Number of Sectors to Read Reserved
FEATURES D5h ---
This command returns the indicated log sector contents to the host.
Sector count -specifies the number of sectors to be read from the specified log. The log transferred by the
drive shall start at the first sector in the specified log, regardless of the sector count requested.
Sector number indicates the log sector to be returned as described in the following Table.
Table 10.7-34 Log Sector Address
Log sector address Content R/W

00h Log directory RO
01h SMART error log RO
02h Comprehensive SMART error log RO
03h Extended comprehensive SMART error log See Note
04h Device Statistics RO
06h SMART self-test log RO
07h Extended SMART self-test log See Note
09h Selective self-test log RO
80h-9Fh Host vendor specific R/W
Key:
RO – Log is read only by the host.
R/W – Log is read or written by the host.
VS – Log is vendor specific thus read/write ability is vendor specific.
NOTE - Log addresses 03hand 07h are used by the READ LOG EXT and WRITE LOG
EXT commands. If these log addresses are used with the SMART READ LOG
command, the drive shall return command aborted.
10.7.35.6.1 SMART log directory

The following table defines the 512 bytes that make up the SMART Log Directory.The SMART Log Directory
is SMART Log address zero, and is defined as one sector long.
Table 10.7-35 Log directory data content
Byte Descriptions
0-1 SMART Logging Version
2 Number of sectors in the log at log address 1
3 Reserved
5 Reserved
… …
511 Reserved
The value of the SMART Logging Version word is set to 01h. Then the drive supports multi-sector SMART
logs. In addition, if the drive supports multi-sector logs, then the logs at log addresses 80-9Fh shall each be
defined as 16 sectors long.

- 118 -
360074232
10.7.35.6.2 Summary error log sector

The following Table defines the 512 bytes that make up the SMART summary error log sector.
Table 10.7-36 Summary error log sector data content
Byte Descriptions
0 SMART error log version
1 Error log index
2-91 First error log data structure
92-181 Second error log data structure
182-271 Third error log data structure
272-361 Fourth error log data structure
362-451 Fifth error log data structure
452-453 Device error count
454-510 Reserved
10.7.35.6.2.1 Error log version

The value of the SMART error log version byte is set to 01h.
10.7.35.6.2.2 Error log data structure

An error log data structure will be presented for each of the last five errors reported by the drive. These
error log data structure entries are viewed as a circular buffer. That is, the first error will create the first
error log data structure; the second error, the second error log structure; etc. The sixth error will create an
error log data structure that replaces the first error log data structure; the seventh error replaces the
second error log structure, etc. The error log pointer indicates the most recent error log structure. If fewer
than five errors have occurred, the unused error log structure entries will be zero filled. The following table
describes the content of a valid error log data structure.
Error log data structure

n –n+11 First command data structure
N+12 –n+23 Second command data structure
N+24 –n+35 Third command data structure
N+36 – n+47 Fourth command data structure
N+48 – n+59 Fifth command data structure
N+60 – n+89 Error data structure
10.7.35.6.2.3 Command data structure

The fifth command data structure will contain the command or reset for which the error is being reported.
The fourth command data structure should contain the command or reset that preceded the command or
reset for which the error is being reported, the third command data structure should contain the command
or reset preceding the one in the fourth command data structure, etc. If fewer than four commands and
resets preceded the command or reset for which the error is being reported, the unused command data
structures will be zero filled, for example, if only three commands and resets preceded the command or
reset for which the error is being reported, the first command data structure will be zero filled. In some
drive s, the hardware implementation may preclude the drive from reporting the commands that preceded
the command for which the error is being reported or that preceded a reset. In this case, the command
data structures are zero filled.

- 119 -
360074232
If the command data structure represents a command or software reset, the content of the command data
structure will be as shown in the following Table.
Command data structure

n Content of the Device Control register when the Command register was written.
n+1 Content of the Features register when the Command register was written.
n+2 Content of the Sector Count register when the Command register was written.
n+3 Content of the Sector Number register when the Command register was written.
n+4 Content of the Cylinder Low register when the Command register was written.
n+5 Content of the Cylinder High register when the Command register was written.
n+6 Content of the Device/Head register when the Command register was written.
n+7 Content written to the Command register.
n+8 Timestamp
n+9 Timestamp
n+10 Timestamp
n+11 Timestamp
Timestamp shall be the time since power-on in milliseconds when command acceptance occurred. This
timestamp may wrap around.
10.7.35.6.2.4 Error data structure

The error data structure will contain the error description of the command for which an error was reported
as described in the following table.
Error data structure

N Reserved
n+1 Content of the Error register after command completion occurred.
n+2 Content of the Sector Count register after command completion occurred.
n+3 Content of the Sector Number register after command completion occurred.
n+4 Content of the Cylinder Low register after command completion occurred.
n+5 Content of the Cylinder High register after command completion occurred.
n+6 Content of the Device/Head register after command completion occurred.
n+7 Content written to the Status register after command completion occurred.
n+8 - n+26 Extended error information
n+27 State
n+28 Life timestamp (least significant byte)
n+29 Life timestamp (most significant byte)
Extended error information will be vendor specific.
State will contain a value indicating the state of the drive when command was written to the Command
register or the reset occurred as described in the following Table.
State field values

Value State
x0h Unknown
x1h Sleep
x2h Standby
x3h Active/Idle with BSY cleared to zero
x4h Executing SMART off-line or self-test
x5h-xAh Reserved
xBh-xFh Vendor unique
The value of x is vendor specific and may be different for each state.
Sleep indicates the reset for which the error is being reported was received when the drive was in the
Sleep mode.

- 120 -
360074232
Standby indicates the command or reset for which the error is being reported was received when the drive
was in the Standby mode.
Active/Idle with BSY cleared to zero indicates the command or reset for which the error is being reported
was received when the drive was in the Active or Idle mode and BSY was cleared to zero.
Executing SMART off-line or self-test indicates the command or reset for which the error is being reported
was received when the device was in the process of executing a SMART off-line or self-test.
Life timestamp will contain the power-on lifetime of the drive in hours when command completion occurred.
10.7.35.6.2.5 Device error count

The device error count field will contain the total number of errors attributable to the drive that have been
reported by the drive during the life of the drive. These errors will include UNC errors, IDNF errors for
which the address requested was valid, servo errors, write fault errors, etc. This count will not include
errors attributed to the receipt of faulty commands such as commands codes not implemented by the drive
or requests with invalid parameters or invalid addresses. If the maximum value for this field is reached, the
count will remain at the maximum value when additional errors are encountered and logged.
10.7.35.6.2.6 Data structure checksum

structure. Each byte will be added with unsigned arithmetic, and overflow will be ignored. The sum of all
512 bytes will be zero when the checksum is correct. The checksum is placed in byte 511.
10.7.35.6.3 Comprehensive error log

The following defines the format of each of the sectors that comprise the SMART comprehensive error log.
The SMART Comprehensive error log provides logging for 28-bit addressing only. For 48-bit addressing
see Table 10.7.14.2. The size of the SMART comprehensive error log is 51 sectors. All multi-byte fields
shown in this structure follow the byte ordering described in 10.7.35.6.2.3 and 10.7.35.6.2.4. The
comprehensive error log data structures shall include UNC errors, IDNF errors for which the address
requested was valid, servo errors, write fault errors, etc. Comprehensive error log data structures shall not
include errors attributed to the receipt of faulty commands such as command codes not supported by the
drive or requests with invalid parameters or invalid addresses.
Comprehensive error log

0 SMART error log version Reserved
1 Error log index Reserved
2-91 First error log data structure Data structure 5n+1
92-181 Second error log data structure Data structure 5n+2
182-271 Third error log data structure Data structure 5n+3
272-361 Fourth error log data structure Data structure 5n+4
362-451 Fifth error log data structure Data structure 5n+5
452-453 Device error count Reserved
10.7.35.6.3.1 Error log version

The value of the error log version byte shall be set to 01h.
10.7.35.6.3.2 Error log index

The error log index indicates the error log data structure representing the most recent error. If there have
been no error log entries, the error log index is set to zero. Valid values for the error log index are zero to
255.

- 121 -
360074232
10.7.35.6.3.3 Error log data structure

The error log is viewed as a circular buffer. The drive may support from two to 51 error log sectors. When
the last supported error log sector has been filled, the next error shall create an error log data structure that
replaces the first error log data structure in sector zero. The next error after that shall create an error log
data structure that replaces the second error log data structure in sector zero. The sixth error after the log
has filled shall replace the first error log data structure in sector one, and so on.
The error log index indicates the most recent error log data structure. Unused error log data structures
shall be filled with zeros.
The content of the error log data structure entries is defined in 10.7.35.6.2.2.
10.7.35.6.3.4 Device error count

The device error count field is defined in 10.7.35.6.2.5.

The data structure checksum is defined in 10.7.35.6.2.6.
10.7.35.6.4 Devise Statistics log

The data definition is 10.7.35.6.2.6.
10.7.35.6.5 Self-test log sector
The following Table defines the 512 bytes that make up the SMART self-test log sector.
Table 10.7-37 Self-test log data structure data content
Byte Descriptions
0-1 Self-test log data structure revision number
2-25 First descriptor entry
26-49 Second descriptor entry
..... .....
482-505 Twenty-first descriptor entry
506-507 Vendor specific
508 Self-test index
509-510 Reserved
10.7.35.6.5.1 Self-test log data structure revision number

The value of the self-test log data structure revision number is set to 0001h.

- 122 -
360074232
10.7.35.6.5.2 Self-test log descriptor entry

This log is viewed as a circular buffer. The first entry will begin at byte 2, the second entry will begin at
byte 26, and so on until the twenty-second entry, that will replace the first entry. Then, the twenty-third
entry will replace the second entry, and so on. If fewer than 21 self-tests have been performed by the
drive, the unused descriptor entries will be filled with zeroes.
The content of the self-test descriptor entry is shown in the following Table.
Self-test log descriptor entry

n Content of the Sector Number
n+1 Content of the self-test execution status
n+2 Life timestamp (least significant byte).
n+3 Life timestamp (most significant byte).
n+4 Content of the self-test failure checkpoint
n+5 Failing LBA(least significant byte).
n+6 Failing LBA(next least significant byte).
n+7 Failing LBA(next most significant byte).
n+8 Failing LBA(most significant byte).
n+9 - n+23 Vendor specific.
Content of the Sector Number register will be the content of the Sector Number register when the nth
self-test subcommand was issued.
Content of the self-test execution status byte will be the content of the self-test execution status byte
Life timestamp will contain the power-on lifetime of the drive in hours when the nth self-test subcommand
was completed.
Content of the self-test failure checkpoint byte will be the content of the self-test failure checkpoint byte
The failing LBA will be the LBA of the uncorrectable sector that caused the test to fail. If the drive
encountered more than one uncorrectable sector during the test, this field will indicate the LBA of the first
uncorrectable sector encountered. If the test passed or the test failed for some reason other than an
uncorrectable sector, the value of this field is undefined.
10.7.35.6.5.3 Self-test index

The self-test index will point to the most recent entry. Initially, when the log is empty, the index will be set to
zero. It will be set to one when the first entry is made, two for the second entry, etc., until the 22nd entry,
when the index will be reset to one.


- 123 -
360074232
10.7.35.6.6 Selective self-test log

The Selective self-test log is a log that may be both written and read by the host. This log allows the host to
select the parameters for the self-test and to monitor the progress of the self-test. The following table
defines the content of the Selective self-test log.
Table 10.7-38 Selective self-test log data content
Byte Description Read/write

0-1 Data structure revision number R/W
2-9 Starting LBA for test span 1 R/W
10-17 Ending LBA for test span 1 R/W
492-499 Current LBA under test Read
500-501 Current span under test Read
502-503 Feature flags R/W
508-509 Selective self-test pending time R/W
510 Reserved Reserved
511 Data structure checksum R/W
10.7.35.6.6.1 Data structure revision number

The value of the data structure revision number filed shall be 01h. This value shall be written by the host
and returned unmodified by the drive.
10.7.35.6.6.2 Test span definition

The Selective self-test log provides for the definition of up to five test spans. The starting LBA for each test
span is the LBA of the first sector tested in the test span and the ending LBA for each test span is the last
LBA tested in the test span. If the starting and ending LBA values for a test span are both zero, a test span
is not defined and not tested. These values shall be written by the host and returned unmodified by the
drive.

- 124 -
360074232
10.7.35.6.6.3 Current LBA under test

The Current LBA under test field shall be written with a value of zero by the host. As the self-test
progresses, the drive shall modify this value to contain the beginning LBA of the 65,536 sector block
currently being tested. When the self-test including the off-line scan between test spans has been
completed, a zero value is placed in this field.
10.7.35.6.6.4 Current span under test

The Current span under test field shall be written with a value of zero by the host. As the self-test
progresses, the drive shall modify this value to contain the test span number of the current span being
tested. If an off-line scan between test spans is selected, a value greater then five is placed in this field
during the off-line scan. When the self-test including the off-line scan between test spans has been
completed, a zero value is placed in this field.
10.7.35.6.6.5 Feature flags

The Feature flags define the features of Selective self-test to be executed (see following table).
Selective self-test feature flags

Bit Description
0 Vendor specific
1 When set to one, perform off-line scan after selective test.
2 Vendor specific
3 When set to one, off-line scan after selective test is pending.
4 When set to one, off-line scan after selective test is active.
5-15 Reserved.
Bit (1) shall be written by the host and returned unmodified by the drive. Bits (4:3) shall be written as zeros
by the host and the drive shall modify them as the test progresses.
10.7.35.6.6.6 Selective self-test pending time

The selective self-test pending time is the time in minutes from power-on to the resumption of the off-line
testing if the pending bit is set. At the expiration of this time, sets the active bit to one, and resumes the
off-line scan that had begun before power-down.


- 125 -
360074232
10.7.35.7 SMART Write Log Sector

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low Log Sector Address Reserved
SECTOR COUNT Number of Sctors to Write Reserved
FEATURES D6h ---
This command writes an indicated number of 512 byte data sectors to the indicated log.
10.7.35.8 SMART Enable Operations

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low na Reserved
FEATURES D8h ---
This command enables access to all SMART capabilities of the drive. Prior to receipt of this command,
Parameters for drive failure prediction are neither monitored nor saved by the drive. The state of SMART
(either enabled or disabled) will be preserved by the drive across power cycles. Once enabled, the receipt of
subsequent SMART ENABLE OPERATIONS commands don’t affect any of the parameters for drive failure
prediction.
Upon receipt of this command from the host, the drive sets BSY, enables SMART capabilities and functions,
clears BSY and asserts INTRQ.
10.7.35.9 SMART Disable Operations

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low na Reserved
FEATURES D9h ---
This command disables all SMART capabilities within the drive including any and all timer functions related
exclusively to this function. After receipt of this command the drive may disable all SMART operations.
Parameters for drive failure prediction will no longer be monitored or saved by the drive. The state of
SMART (either enabled or disabled) will be preserved by the drive across power cycles.
Upon receipt of the SMART DISABLE OPERATIONS command from the host, the drive sets BSY, disables
SMART capabilities and functions, clears BSY and asserts INTRQ.
After receipt of this command by the drive, all other SMART commands, except for SMART ENABLE
OPERATIONS, are disabled and invalid and will be aborted by the drive (including SMART DISABLE
OPERATIONS commands) with an Aborted command error.

- 126 -
360074232
10.7.35.10 SMART Return Status

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low na Reserved
FEATURES DAh ---
If an impending failure is not predicted, the drive sets the Cylinder Low register to 4Fh and the Cylinder High
register to C2h. If an impending failure is predicted, the drive sets the Cylinder Low register to F4h and the
Cylinder High register to 2Ch.
This command is used to communicate the reliability status of the drive to the host’s request. Upon receipt of
this command the drive sets BSY, saves any parameters monitored by the drive to non-volatile memory and
checks the drive condition.
10.7.35.11 SMART Enable/Disable Automatic Off-line

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Low na Reserved
SECTOR COUNT 00h/F8h Reserved
FEATURES DBh ---
This subcommand enables and disables the optional feature that causes the drive to perform the set of
off-line data collection activities that automatically collect attribute data in an off-line mode and then save this
data to the drive’s non-volatile memory. This subcommand may either cause the drive automatically initiate
or resume performance of its off-line data collection activities; or this command may cause the automatic
off-line data collection feature to be disabled.
A value of zero written by the host into the drive’s Sector Count register before issuing this subcommand will
cause the feature to be disabled. Disabling this feature does not preclude the drive from saving attribute
values to non-volatile memory during some other normal operation such as during a power-on or power-off
sequence or during an error recovery sequence.
A value of F8h written by the host into the drive’s Sector Count register before issuing this command will
cause this feature to be enabled. Any other non-zero value written by the host into this register before
issuing this subcommand is vendor specific.
Automatic off-line data collection is executed every 24 power-on hours.

- 127 -
360074232
10.7.35.12 STANDBY (E2h/96h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
1 0 0 1 0 1 1 0
SECTOR COUNT shown below Reserved
This commands which controls power mode in the drive. The drive has three types of power mode:
IDLE, STANDBY and SLEEP mode
There are two ways to shift to the stand-by mode ( to stop rotation of spindle motor ).
By a command from the host
By internal timer
The internal timer is set by STANDBY command. If the drive receives disk access command from the host
when it is in standby mode, the spindle starts rotating and the drive executes read/write operation.
After power on, the spindle starts rotating and enters the idle mode. During idle or stand-by, READY bit is
set and the drive is ready to receive a command.
The drive is in the idle mode when it is in default condition after power-on.
This command causes the drive to enter stndby mode.
If SC is non-zero then stand-by timer shall be enabled. The value in SC shall be used to determine the time
programmed into the stand-by timer.
If SC is zero then the stand-by timer is disabled.
Table 10.7-39 STANDBY settingr
SECTOR COUNT Value Description

0 Time out disabled
1-240 (SC x 5) sec.
241-251 ((value - 240) x 30) min.
252 21 min
253 Period between 8 and 12 hrs
254 Reserved
255 21 min 15 sec.
When the specified time period has passed, the drive enters stand-by mode. If a disk access command is
received during stand-by mode, the spindle starts rotating and the drive executes read/write operation. After
completing the command, the drive reset stand-by timer and the timer starts counting down.

- 128 -
360074232
10.7.35.13 STANDBY IMMEDIATE (E0h/94h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
1 0 0 1 0 1 0 0
SECTOR COUNT Reserved Reserved
SC=X (Don't care)
The drive enters the stand-by mode immediately by this command. If the drive is already in the stand-by
mode, it does no-operation and the stand-by timer doesn’t start .The drive issues an interrupt and reports the
host that the command has been completed before it virtually enters the stand-by mode.
10.7.36 WRITE BUFFER (E8h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
LBA Mid na Reserved
LBA Low na Reserved
FEATURES na ---
This command transfers a sector of data from the host to the specified 512 bytes of the drive . When this
command is issued, the drive will set up the buffer for write operation, and set DRQ. The host may then write
up to 512 bytes of data to the buffer.

- 129 -
360074232
10.7.37 WRITE DMA (CAh)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Head(3:0)
LBA High LBA(23:16) / Cylinder(High) Reserved
LBA Mid LBA(15:8) / Cylinder(Low) Reserved
FEATURES na ---
This command is basically identical to Sector command except for the following differences.
 Host initialize the DMA channel before issuing command.
- Data transfer is initiated by DMARQ and handled by the DMA channel in the host.
- Drive issue only one interrupt at the completion of each command to show the status is valid after
data transfer.
During DMA transfer phase, either BSY or DRQ is set to 1.
When a command is completed, CY, HD, SN register (LBA register) shows the sector transferred the
latest.
If the drive detects unrecoverable error, the drive terminates the command and CY, HD, SN register (LBA
register) shows the sector where error has occurred.
10.7.38 Write DMA EXT (35h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
This command is basically identical to Write DMA command for the register settings

- 130 -
360074232
10.7.39 Write DMA FUA EXT (3Dh)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
This command provides the same function as the WRITE DMA EXT command except
that regardless of whether write caching in the device is enabled or not, the user data shall be written to
the media before ending status for the command is reported.

- 131 -
360074232
10.7.40 WRITE FPDMA QUEUED (61h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
DEVICE F L 1 0 Reserved 1 L 1 0 Reserved
SECTOR COUNT PRIO(15) Reserved
(exp) Reserved(14:8)
SECTOR COUNT TAG(7:3) Reserved
na(2:0)
FEATURES (exp) Sector Count(15:8) ---
FEATURES Sector Count(7:0) ---
ERROR --- Error information
F Forced Unit Access (FUA)

When set to one forces the data to be retrieved from the storage media regardless of whether the
drive holds the requested information in its buffer or cache. If the drive holds a modified copy of
the requested data as a result having cached writes, the modified data is first written to the media
before being retrieved from the storage media as part of this operation. When cleared to zero the
data may retrieved either from the drive’s storage media or from buffers/cache that the drive may
include.
PRIO NCQ Priority
When he makes set, a host orders that the command is high priority to 1 in verge at the time of
the command issued, PRIO bit.
When set does PRIO bit to 0, a finger shows that it is normal priority.
The device gives priority to a command ordered in high priority as much as possible and handles
it.
TAG NCQ Tag
The TAG value shall be assigned by host software to be different from all other TAG values
corresponding to outstanding commands. The assigned TAG value shall not exceed the value in
IDENTIFY DEVICE word 75.
Others All Other resisters have contents consistent with the READ DMA QUEUED EXT commands
defined in parallel ATA, including the Sector Count 15:0 convention where a value of zero
specifies that 65,536 sectors are to be transferred.

- 132 -
360074232
10.7.41 WRITE LOG EXT / WRITE LOG DMA EXT (3Fh/57h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
0 1 0 1 0 1 1 1
LBA high(exp) Reserved Reserved
LBA Mid(exp) Sector Offset(15:8) Reserved
LBA Mid Sector Offset( 7:0) Reserved
LBA Low(exp) Reserved Reserved
LBA Low Log address Reserved
(exp)
This command writes a specified number of 512 byte data sectors to the specified log. The device shall
interrupt for each DRQ block transferred.

- 133 -
360074232
10.7.42 WRITE MULTIPLE (C5h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Head(3:0)
FEATURES na ---
This command performs similarly to the Write Sectors command except for the following features. The Drive
sets BSY immediately upon receipt of the command, and interrupts are not issued on each sector but on the
transfer of each block which contains the number of sectors defined by Set Multiple Mode command or the
default if no intervening Set Multiple command has been issued.
Command execution is identical to the Write Sectors operation except that no interrupt is generated during
the transfer of number of sectors defined by the Set Multiple Mode command but generated for each block.
DRQ qualification of the transfer is required only for each data block, not for each sector.
The block count of sectors to be transferred without programming of intervening interrupts by the Set Multiple
Mode command, which shall be executed prior to the Write Multiple command.
When the Write Multiple command is issued, the host sets the number of sectors ( not the number of blocks
or the block count ) it requests in the Sector Count Register. If the number of required sectors is not evenly
divisible by the block count, the redundant sectors are transferred during the final partial block transfer. The
partial block transfer shall be for N sectors, where
If the Write Multiple command is attempted when Write Multiple command are disabled, the Write Multiple
Disk errors occurred during Write Multiple command are posted after the attempted disk write of the block or
partial block which are transferred. The Write Multiple command is terminated at the sector in error , even if it
was in the middle of a block. Subsequent blocks are not transferred after an error. Interrupts are generated
for each block or each sector, when DRQ is set .
After the transfer of a data block which contains a sector with error, the contents of the Command Block
Registers are undefined. The host should retry the transfer as individual requests to obtain valid error
information.

- 134 -
360074232
10.7.43 WRITE MULTIPLE EXT (39h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
This command is basically identical to Write Multiple command except register setting.
10.7.44 WRITE MULTIPLE FUA EXT (CEh)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
This command provides the same function as the Write Multiple EXT command except the regardless of
whether write caching in the device is enabled or not, the user data shall be written to the media before
ending status for the command is reported.

- 135 -
360074232
10.7.45 WRITE SECTOR(S) (30h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Head(3:0)
FEATURES na ---
The drive seeks to the target cylinder and selects the head and begins to write to the number of sectors
defined in SC register (1-256) starting from the target sector. DRQ in status register is set as soon as the
command register is written and the buffer RAM receives the data transferred from the host. After 1 sector
is transferred to the buffer RAM, the drive resets DRQ, sets BSY and begins write operation. In case of
multi-sector transfer, it sets DRQ bit, resets BSY and generates Interrupt to inform host that it is ready to
transfer the next 1 sector of data. The drive will seek to the target cylinder if the head is not on the target
track (implied seek). After transferring the last data in the buffer, it resets BSY and issues an interrupt.
If an error occurs during multi-sector transfer, it will terminate the transfer by setting error information in
status register and error register, without shifting into data transfer mode from the host. LBA (or cylinder,
head, and sector) registers show the address where error has occurred.
10.7.46 WRITE SECTOR(S) EXT (34h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
The drive seeks to the target cylinder and selects the head and begins to write to the number of sectors
defined in SC register (1-65536) starting from the target sector. DRQ in status register is set as soon as
the command register is written and the buffer RAM receives the data transferred from the host. After 1
sector is transferred to the buffer RAM, the drive resets DRQ, sets BSY and begins write operation. In
case of multi-sector transfer, it sets DRQ bit, resets BSY and generates Interrupt to inform host that it is
ready to transfer the next 1 sector of data. The drive will seek to the target cylinder if the head is not on
the target track (implied seek). After transferring the last data in the buffer, it resets BSY and issues an
interrupt.
If an error occurs during multi-sector transfer, it will terminate the transfer by setting error information in
status register and error register, without shifting into data transfer mode from the host. LBA registers
show the address where error has occurred.

- 136 -
360074232
10.7.47 WRITE MULTIPLE (C5h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Head(3:0)
FEATURES na ---
This command performs similarly to the Write Sectors command except for the following features. The Drive
sets BSY immediately upon receipt of the command, and interrupts are not issued on each sector but on the
transfer of each block which contains the number of sectors defined by Set Multiple Mode command or the
default if no intervening Set Multiple command has been issued.
Command execution is identical to the Write Sectors operation except that no interrupt is generated during
the transfer of number of sectors defined by the Set Multiple Mode command but generated for each block.
DRQ qualification of the transfer is required only for each data block, not for each sector.
The block count of sectors to be transferred without programming of intervening interrupts by the Set
Multiple Mode command, which shall be executed prior to the Write Multiple command.
When the Write Multiple command is issued, the host sets the number of sectors ( not the number of blocks
or the block count ) it requests in the Sector Count Register. If the number of required sectors is not evenly
divisible by the block count, the redundant sectors are transferred during the final partial block transfer. The
partial block transfer shall be for N sectors, where
If the Write Multiple command is attempted when Write Multiple command are disabled, the Write Multiple
Disk errors occurred during Write Multiple command are posted after the attempted disk write of the block or
partial block which are transferred. The Write Multiple command is terminated at the sector in error , even if
it was in the middle of a block. Subsequent blocks are not transferred after an error. Interrupts are generated
for each block or each sector, when DRQ is set .
After the transfer of a data block which contains a sector with error, the contents of the Command Block
Registers are undefined. The host should retry the transfer as individual requests to obtain valid error
information.

- 137 -
360074232
10.7.48 WRITE MULTIPLE EXT (39h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
This command is basically identical to Write Multiple command except register setting.
10.7.49 WRITE MULTIPLE FUA EXT (CEh)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
This command provides the same function as the Write Multiple EXT command except the regardless of
whether write caching in the device is enabled or not, the user data shall be written to the media before
ending status for the command is reported.

- 138 -
360074232
10.7.50 WRITE UNCORRECTABLE EXT (45h)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
(exp)
FEATURES Mode ---
In this command, it is a purpose to make the uncorrectable error for specified LBA intentionally. It reports
on the uncorrectable error in the LBA against corresponding LBA after this command ends the lead
operation etc.
If a usual light operates afterwards even when the uncorrectable error is made by this command, it is
recoverable. The command is specified by Logical Form (LBA), and the data transfer is unnecessary.
SC was demanded and when "0000h" was specified, the processing of 65536 sectors was demanded.
Error re after the recovering transaction is done, disk write error that occurs while executing this command
is reported.
The write operation ends in the sector (Even if it is during the block) where the error occurs. In this case,
the number of sectors of remainder since the sector.
where the logical block address and the error where the error occurs occur is set in the shadow block
register.
Table 10.7-40 WRITE UNCORRECTABLE EXT Mode settingr
Mode Operation Support situation

55h Create a pseudo-uncorrectable error Support
Create a flagged error
AAh No Support (Abort)
(A pseudo-uncorrectable error is not creating on media.)
Others Abort (Reserved)

- 139 -
360074232
10.7.51 WRITE VERIFY5 (3Ch)

REGISTER(Bit) 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Head(3:0)
FEATURES na ---
This command is all identical to a Write sector command. Read verification is not performed in this command.
A Write verify command transfers the number of sectors (1-256) defined in SC register from the host to the
drive, then the data is written on the media.
Upon receipt of the command, the drive sets DRQ until one sector of data is transferred from the host, then
resets DRQ, sets BSY. In case of multi- sector transfer, it sets DRQ, resets BSY and generates an interrupt
to report the host that the host is ready to receive 1 sector of data. The drive will seek to the target track if the
R/W head is not on the target track (implied seek). Reaching the target sector, the command transfers the
sector data from the host to the media. After transferring the last data in the buffer, it sets BSY and issues an
Interrupt.
5
ATA/ATAPI-4 defines this command as Vendor specific. The drive supports this command to maintain ATA-3 compatibility. User is
recommended not to use this command.

- 140 -
360074232
10.8 SECURITY MODE FEATURE SET
The Security mode features allow the host to implement a security password system to prevent
unauthorized access to the disk drive.
Following Commands are supported for this feature set.
 SECURITY UNLOCK
 SECURITY FREEZE LOCK
Parameter word for the Security mode feature set is described in IDENTIFY DEVICE response Word 128.
10.8.1 Security mode default setting
The drive is shipped with the master password set to 20h value (ASCII blanks) and the lock function disabled.
The system manufacturer/dealer may set a new master password by using the SECURITY SET PASSWORD
command, without enabling the lock function.
If the Master Password Revision Code feature is supported, the Master Password Revision Code is initially set
to FFFEh.
10.8.2 Initial setting of the user password
When a user password is set, the drive automatically enters lock mode by the next powered-on.

- 141 -
360074232
10.8.3 Security mode operation from power-on
In locked mode, the drive rejects media access commands until a SECURITY UNLOCK command is
successfully completed.
Power-on
Locked mode
UNLOCK ERASE Media access Non-media

PREPARE access
No
Password ERASE Reject
match? UNIT Command Execute
Command
Yes
Unit erased
Unlock
mode
Lock function disabled
Normal operation, all

commands are available
FREEZE LOCK
Normal operation,
Frozen mode commands
are available
Figure 4 Password set security mode power-on flow

- 142 -
360074232
10.8.4 Password lost
If the user password is lost and High level security is set, the drive does not allow the user to access any data.
However, the drive can be unlocked using the master password.
If the user password is lost and Maximum security level is set, it is impossible to access data. However, the
drive can be unlocked using the SECURITY ERASE UNIT command with the master password. The drive will
erase all user data and unlock the drive.
User password lost
High
Level? UNLOCK with master password
Maximum
ERASE PREPARE Normal operation
ERASE UNIT
with master password
Normal operation
but data lost
Figure 5 User password lost
If both the user password and the master password are lost, the drive cannot be in normal operation mode.

- 143 -
360074232
10.8.5 Command Table
This command table shows the drive’s response to commands when the Security Function is enabled.
Table 10.8-1 Security mode command actions
Unlocked
Command Locked mode Frozen mode
mode
CHECK POWER MODE O O O
DEVICE CONFIGRATION X O O
DOWNLOAD MICROCODE O O O
EXECUTE DEVICE DIAGNOSTICS O O O
FLUSH CACHE (EXT) X O O
IDENTIFY DEVICE O O O
IDLE O O O
IDLE IMMEDIATE O O O
INITIALIZE DEVICE PARAMETERS O O O
READ BUFFER O O O
READ DMA (EXT) X O O
READ FPDMA QUEUED X O O
READ LOG DMA EXT O O O
READ LOG EXT O O O
READ MULTIPLE (EXT) X O O
READ NATIVE MAX ADDRESS (EXT) O O O
READ SECTORS (EXT) X O O
READ VERIFY SECTORS (EXT) X O O
RECALIBRATE O O O
SECURITY DISABLE PASSWORD X O X
SECURITY ERASE PREPARE O O O
SECURITY ERASE UNIT O O X
SECURITY FREEZE LOCK X O O
SECURITY SET PASSWORD X O X
SECURITY UNLOCK O O X
SEEK O O O
SET FEATURES O O O
SET MAX ADDRESS (EXT) X O O
SET MULTIPLE MODE O O O
SLEEP O O O
SMART O O O
STANDBY O O O
STANDBY IMMEDIATE O O O
WRITE BUFFER O O O
WRITE DMA (EXT) X O O
WRITE DMA FUA (EXT) X O O
WRITE FPDMA QUEUED X O O
WRITE LOG DMA EXT X O O
WRITE LOG EXT X O O
WRITE MULTIPLE (EXT) X O O
WRITE MULTIPLE FUA (EXT) X O O
WRITE SECTORS (EXT) X O O
WRITE UNCORRECTABLE EXT X O O
WRITE VERIFY X O O
O: Drive executes command normally

X: Drive rejects command with an Aborted command error

- 144 -
360074232
10.9 Self-Monitoring, Analysis and Reporting Technology
Self-monitoring, analysis and reporting technology (SMART) is the function to protect user data and to
minimize the likelihood of unscheduled system downtime that may be caused by predictable degradation
and/or fault of the drive. By monitoring and storing the critical performance and calibration parameters,
SMART drives attempt to predict the likelihood of near-term degradation or fault condition. The host system
warns the user of the impending risk of data loss and advises the user of appropriate action by informing the
host system of the negative reliability.
SMART commands use a single command code and are differentiated by the value placed in the Features
register.
The Commands supported by this feature set are:
 SMART Read Attribute Values

 SMART Read Attribute Thresholds
 SMART Enable/Disable Attribute Autosave
 SMART Save Attribute Value
 SMART Execute Off-Line Immediate
 SMART Read Log Sector
 SMART Write Log Sector
 SMART Enable Operations
 SMART Disable Operations
 SMART Return Status
 SMART Enable/Disable Automatic Off-Line
10.9.1 Attributes
Attributes are the specific performance or calibration parameters that are used in analyzing the status of the
drive. Attributes are selected by the drive manufacturer based on that attribute’s ability to predict degrading or
faulty conditions for that particular drive. The specific set of attribute being used and the identity of these
attributes is vendor specific and proprietary.
10.9.2 Attributes values
Attribute values are used to measure the relative reliability of individual performance or calibration attributes.
10.9.3 SMART function default setting
The drives are shipped from the drive manufacturer’s factory with the SMART feature disabled. SMART
feature will be enabled by the system manufacturer or the application.

- 145 -
360074232
10.10 SMART COMMAND TRANSPORT(SCT)
The SMART COMMAND TRANSPORT(SCT) feature set is supported. SCT commands are executed by using
SMART Read Log and SMART Write Log Command, or Read Log EXT and Write Log EXT command.
Log Address E0h is used to issue commands and return status. Log Address E1h is used to transport data.
*Please refer to ATA8-ACS “SCT Command Transport” section for more detail.
Table 10.10-1 SCT Command format
Byte Field Words Description

0-1 Action Code 1 This field specifies the command type and the type of
data being accessed, or the action being performed.
2-3 Function Code 1 This field specifies the type of access and varies by
command
4-x Parameter1 Depends on command Depends on command
x+1-y Parameter2 Depend on command Depends on command
････････････
Total Words 256
The following SCT Action Codes are supported:
Table 10.10-2 SCT Action Codes Supported
Action Code Description

0002 SCT Write Same command
0003 SCT Error Recovery Control command
0004 SCT Feature Control command
0005 SCT Data table command

- 146 -
360074232
10.11 Adaptive Power Mode Control
Adaptive Power Mode Control is a function to reduce power consumption without performance degradation.
The drive supports the following Idle modes of 3 levels. The drive enters into idle mode adaptively in
accordance with the command pattern.
10.11.1 Performance Idle

The drive enters Performance Idle mode at the completion of a command from host. In this mode, electric
circuit and servo is ready to process the next command without delay.
10.11.2 Active Idle

Some of electric circuit and servo functions are powered off in this mode. The heads are stopped near the disk
center. If a shock is detected by Shock Sensor, the drive enters into Performance Idle mode automatically.
Power consumption for Active Idle mode is 55%～65% lower than that of Performance Idle mode. Command
processing time is approximately 35ms longer than that of Performance Idle mode.
10.11.3 Low Power Idle

In Low Power Idle mode, the heads are unloaded on the ramp and the spindle motor continues normal
rotation. Power consumption for Low Power Idle mode is 60%～70% lower than that of Performance Idle
mode. Command processing time is approximately 400ms longer than that of Performance Idle mode.
10.11.4 Transition time

The transition time changes dynamically in accordance with the current command pattern.

- 147 -
360074232
10.12 Interface Power Management Control
Interface power management Control is a function to reduce power consumption of the interface.. Host can
initiate Partial request and Slumber request to reduce power consumption. The interface management can
also be initiated by the drive. To enable the device initiating interface power management, host shall enable
this feature by SET FEATURE command.
10.12.1 Interface power management modes
Interface power management modes are categolized as Active, Partial and Slumber. Details are as follows
10.12.1.1 Active
Interface is active and communication between host and drive is established.
10.12.1.2 Partial
Interface is in-active and wake up time to Active mode is less than 10 microseconds.
The drive will get enter Partial mode under following situations.
10.12.1.2.1 Host Initiated Partial
1) The drive detect PMREQ_P primitive and the drive accepts the primitive. To indicate the drive
acceptance, PMACK primitive will be used.
2) The drive will not accept PMREQ_P when the drive is waiting for command or transmitting/receiving FIS.
3) The drive will wakeup from Partial mode when the drive detects COMWAKE, COMRESET. Also, the
drive will wakeup from Partial mode when the drive needs to start transmitting some FIS to the host. In
this case, the drive will send COMWAKE to the host.
10.12.1.2.2 Device Initiated Partial
1) The drive will initiate Partial when the drive interface power management feature is enabled.
2) The drive will initiate Partial when predetermined time past after the last command completion. Or, such
as long seek is needed during the command execution.
3) While the S-ATA bus condition is in Partial mode, both of the host and the drive can initiate wake up
sequence via COMWAKE.

- 148 -
360074232
10.12.1.3 Slumber
Interface is in-active and wake up time to Active mode is less than 10 miliseconds.
The drive will get in Slumber mode when following situation happened.
10.12.1.3.1 Host Initiated Slumber
1) The drive detect PMREQ_S primitive and the drive accept its the primitive. To indicate drive acceptance,
PMACK primitive will be used.
2) The drive will not accept PMREQ_S when the drive waiting for command or transmitting/receiving FIS.
3) The Drive will wakeup from Slumber mode when the drive detect COMWAKE or COMRESET. Also, the
drive will wakeup from Slumber mode when the drive needs to start transmitting some FIS to the host. In
this case, the drive will send COMWAKE to the host.
10.12.1.3.2 Device Initiated Slumber
1) The drive will initiate Slumber mode when the drive interface power management feature is enabled.
2) The drive will initiate Slumber mode after STANDBY IMMEDIATE or SLEEP command completion.
3) While the S-ATA bus condition is in Slumber mode, both of host and the drive can initiate wake up
sequence via COMWAKE.

- 149 -
360074232
10.13 Reset
A RESET condition will change the drive condition to busy, allowing the drive to perform the specified
initialization required for normal operation.
A RESET condition can be generated by both COMRESET and software. There are two hardware resets,
one is by the COMRESET and the other is by the drive power sense circuitry. These resets will chenge the
drive condition to busy when the system and the drive respectively acknowledge specified supply voltage
(See 6.1).
The other reset is software generated. The Host can write to the Device Control register and set the reset
bit with RegHD FIS. The host software condition will continue until the reset bit is set to zero.
Once the reset is negated and the drive is re-enabled, the drive will perform necessary hardware
initialization, clear any previously programmed drive parameters and revert to the defaults, load the Shadow
Register Block registers with their initial values, and then send RegDH FIS indicating clear BSY bit.
No interrupt is generated when initialization is complete. The initial values (hex) for the Shadow Register
Block registers and other settings when the Software Settings Preservation is disabled and enabled are as
follows.
Table 10.13-1 Initialization of Shadow Register Block registers & Feature setting
(Power ON and Software Settings Preservation disabled)
REGISTER/Setting POWER ON COMRESET SOFTWARE RESET
Error Register 01h 01h 01h
Sector Count Register 01h 01h 01h
LBA Low Register 01h 01h 01h
LBA Mid Register 00h 00h 00h
LBA High Register 00h 00h 00h
Device/Head Rgister 00h 00h 00h
Status Register /
50h 50h 50h
Alternate Status Register
Data Buffer Undefined Undefined no change
APM mode Default Default no change
Auto Idle , Stand-by setting Disable Disable no change
Read Cache Enable Enable no change
Write Cache Enable Enable no change
Multiple mode 16 sectors 16 sectors no change
DMA transfer mode Ultra DMA mode 5 Ultra DMA mode 5 no change
PIO transfer mode PIO mode 4 PIO mode 4 no change
Non-zero buffer offset Disable Disable no change
DMA Setup FIS Auto-Activate
Disable Disable no change
optimization
Device Initiated interface
power state transitions
Guaranteed In-Order Data
delivery
Software Setting Preservation Enable Enable no change
Freefall setting no change no change no change
Security mode state Depends on setting Depends on setting no change
SECURITY FREEZE LOCK Depends on setting Depends on setting no change
Depends on Depends on
SET MAX ADDRESS(EXT) no change
volatile setting volatile setting

- 150 -
360074232
(Software Settings Preservation enabled)

REGISTER/Setting COMRESET SOFTWARE RESET
Error Register 01h 01h
Sector Count Register 01h 01h
LBA Low Register 01h 01h
LBA Mid Register 00h 00h
LBA High Register 00h 00h
Device/Head Rgister 00h 00h
Status Register /
50h 50h
Alternate Status Register
Data Buffer Undefined no change
APM mode no change no change
Auto Idle , Stand-by setting no change no change
Read Cache no change no change
Write Cache no change no change
Multiple mode no change no change
DMA transfer mode no change no change
PIO transfer mode no change no change
Non-zero buffer offset Disable no change
DMA Setup FIS Auto-Activate
Disable no change
optimization
Device Initiated interface
Disable no change
power state transitions
Guaranteed In-Order Data
Disable no change
delivery
Software Setting Preservation Enable no change
Freefall setting no change no change
Security mode state no change no change
SECURITY FREEZE LOCK no change no change
SET MAX ADDRESS(EXT) no change no change

- 151 -
360074232
10.13.1 Cache Operations

(1) READ CACHE OPERATION
Receiving a read command, the data in the buffer memory are sent to the host without access to the disk
media as long as the object data reside in the buffer memory and the conditions for the drive’s read cache
operation are fulfilled.
If any of the conditions of the read cache operation is not fulfilled, the drive carries out read data operation
and the object data for the read command is read from the media and kept in the buffer and then the data is
transferred from the buffer to the host.
The following data required by the read command may continuously be read by the buffer under the drive’s
read ahead cache operation until the buffer available for read cache is full or the new command is received.
(2) WRITE CACHE OPERATION
Receiving a write command, the drive continuously receives the write data from the host until all data are
transferred or the buffer available for write cache is full, whether the data are written on the media or not. If all
data for the command are received, the drive reports completion of the command by RegHD FIS with BSY=0
and I=0.
If the command which follows the write cache command is also a write command for succeeding block
address, the drive receives write data from host without waiting for the previously received data to be written
on the media. And the drive reports completion of the command when the buffer receives all the data.
During a write cache operation and Activitiy feature (pin 11 of the power segment) used, Activity signal line
is kept “on” until all the data in the write buffer are written on the media.
10.13.2 Notes for write cache

(1) Loss of data in write buffer
If write cache is enabled, hard reset or soft reset does not cause data loss. But power off immediate after
completion of the command may cause data loss, because actual writing of the data onto the media is not
completed at this moment. Therefore, it is recommended that any other command except write or read
command is executed and completion of the command is confirmed before powering off the drive. Stand-by
command can be helpful for this purpose.
(2) Error report
When write cache is enabled, any unrecoverable error encountered after the report of completion of a
command shall be reported by the later command. Actual writing of the data onto the media may not be
completed at this moment. In this case, READY bit in the RegDH is negated to show that the error has
occurred during the write cache operation previously executed.
Address validity check is performed with actual media access. The error may be reported during the
execution of a command or after completion of a write cache command if the address the data has tried to
access is non-existent.
10.14 Automatic Write Reallocation

If the drive has difficulty in executing normal write operation due to unrecoverable errors such as ID NOT
FOUND, the sectors those show some errors may be reallocated automatically to continue normal operation
and secure the write data. This operation is helpful especially in write cache, when the completion of the
command is reported before actual writing to media. During write operation including this AWRE function
and Activity signal used (pin 11 of the power segment), the Activity signal is kept“ on ”. This operation takes
20 seconds maximum to be completed; therefore, the time-out period should be set longer than this value.
If the next command is a write command, the data of the first block will be transferred without any delay.

- 152 -
360074232
10.15 Freefall Control (Optional)

Freefall Control feature is for the device to act on its data protection in the event of freefall
detection.When this feature is enabled, upon detecting a freefall event the device should protect its data
from the mechanical contacts that could damage the data on the device.
10.15.1 SET FEATURE Commnad (Optional)

SET FEATURE command with Feature Code”41h” : Enable Freefall Control feature.
SET FEATURE command with Feature Code”C1h” : Disable Freefall Control feature.
10.15.2 IDENTIFY DEVICE Command (Optional)

The definitions of the Freefall Control Feature Set related bits in the IDENTIFY DEVICE command are:
・Word 119 Bit5 : 1=Freefall Control Feature is supported.
・Word 120 Bit5 : 1=Freefall Control Feature is enabled.
・Word 53 Bit15-8 : Freefall Sensor Sensitivity.
10.15.3 DEVICE CONFIGURATION OVERLAY Command (Optional)

The definitions of the Freefall Control Feature Set related bits in the DEVICE CONFIGURATION
OVERLAY command are:
・Word 21 Bit11 : 1=Freefall Control Feature set is supported.
10.15.4 SMART Attribute (Optional)

SMART ID254(FFh) will provide a count of freefall events.This counter will not be incremented if the
heads are already on the ramp during the free-fall/motion event.
10.15.5 Checking FreeFall Sensor failure (Optional)

The FreeFall Sensor include an internal Power-On Self Test(POST) feature.
・The POST will be performed each time the spindle motor starts and power-up drive.
・In the event of a failed POST, the drive will disable the feature.
・In the event of a failed POST at power-up drive, the drive will clear IDENTIFY Word 120 Bit 5.
・In the event of a failed POST at power-up drive, the drive will report of error status by a EXECUTE
DEVICE DIAGNOSTIC command. (Error register = 0x10)

- 153 -
360074232
11. Command Protocol

Commands can be grouped into different classes according to the protocols used for command execution.
The command classes with their associated protocols are defined below.
For all commands, the host first checks BSY bit and DRDY bit in the Shadow Register Block registers. If BSY
＝1, the host should proceed no further unless and until the BSY＝0, and the DRDY＝1.
Interrupts are cleared when host do predetermined action such as reading Status register in the Shadow
Register Block registers, issues a reset, or writes to the Command register in the Shadow Register Block
registers.
A command shall only be interrupted with a COMRESET or software reset. The result of writing to the
command register while BSY＝1 or DRQ＝1 is unpredictable and may result in data corruption. Therefore,
a command should only be interrupted by a reset at times when the host judges that there is a problem, such
as receiving no response from the drive. Host programmers should set command time-out periods enough
long in order to avoid having effect on the drive's ability to perform level retry and data recovery activities.
Basically for the Serial ATA FIS transaction, FIS is used. For example, non-data command, host will issue
only one RegHD FIS. And when the command is complete, drive will send RegDH FIS. During command
execution, no activity such as re-reading Block register will occur on the Serial ATA bus.

- 154 -
360074232
11.1 PIO data In commands
Commands for this class are:

 DEVICE CONFIGRATION IDENTIFY
 IDENTIFY DEVICE
 READ BUFFER
 READ MULTIPLE
 READ MULTIPLE EXT
 READ LOG EXT
 READ SECTOR(S)
 READ SECTOR(S) EXT
 SMART Read Attribute Values
 SMART Read Attribute Thresholds
 SMART Read Log Sector
PIO data in protocol:

a) The host sends the RegHD to the drive including required command parameters.
b) When the drive finishes the preparation of the data to be transferred, the drive will send the PIO Setup
FIS to the host.
The PIO Setup FIS includes DRQ bit=1, I bit = 1 and Error(Error Register) = 00h.
c) The drive sends the Data FIS.
d) Continue data transfer from b) until the data transer is complete.
e) When the RegHD at a) is not executable, the drive will send RegDH with BSY=0, I=1, ERR=1 and the
Error register with error code.
f) When unrecoverable error happened during data transfer, the PIO Setup FIS contains BSY=0,
DRQ=1 and ERR=1. And then start transfer one sector data with Data FIS. When the data transfer
finishes, command is completed.
When the command is READ MULTIPLE or READ MULTIPLE EXT, the size the data contains in the Data
FIS will become the multiple count * 512 byte set by SET MULTIPLE command.
Also the SET FEATURE command have some option to change the PIO transfer speed. But it will have no
effect for S-ATA data transfer.
Normal Protocol for PIO Data In command

Host Tx -----[RegHD]------------------------------------------------------------------------------------
Drive Tx ---------------------[PIOSU]-[DATA]-[PIOSU][DATA]……[PIOSU]-[DATA]---------
Command Parameter Error protocol for PIO Data In command

Host Tx -----[RegHD]------------------
Drive Tx ------------------[RegDH]----
(BSY=0, DRQ=0, I=1, Error Reg=Error Code)
Command Data Error protocol for PIO Data In command
Host Tx -----[RegHD]-------------------------------------------------------
Drive Tx --------------------[PIOSU]-[Data]…..[PIOSU]-[Data]-------
(ERR=1,BSY=0,DRQ=1, Error Reg=Error Code)

- 155 -
360074232
11.2 PIO data out commands

 DOWNLOAD MICROCODE
 SECURITY UNLOCK
 SET MAX SET PASSWORD
 SMART Write Log Sector
 WRITE BUFFER
 WRITE LOG EXT
 WRITE MULTIPLE
 WRITE MULTIPLE EXT
 WRITE MULTIPLE FUA EXT
 WRITE SECTOR(S)
 WRITE SECTOR(S) EXT
 WRITE VERIFY
PIO data out protocol:

b) When the drive finishes the preparation of the data to be transferred, the drive will send the PIO
Setup FIS to the host.
PIO Setup FIS includes DRQ bit=1, I bit = 1 and Error(Error Register) = 00h.
c) The host send the Data FIS.
d) Continue data transfer from b) until the data transer completed.
e) When the data transfer finished, the drive will send RegDH to the host with BSY=0, I=1 and ERR=0
f) When the RegHD at a) is not executable, the drive will send RegDH with BSY=0, I=1, ERR=1 and the
g) When unrecoverable error happened during data transfer, the PIO Setup FIS contains BSY=0,
DRQ=1 and ERR=1 will send before the last data transfer.with Data FIS. After the data transfer
finishes , drive will send the RegDH to the host with BSY=0, DRQ=0, ERR=1 and Error register with
error code.
h) The error will sometimes report after data transfer complete. In this case, the error infomation will set
by the RegDH to indicate command complete.
When the command is the WRITE MULTIPLE or WRITE MULTIPLE EXT, the size the data contains in the
Data FIS will become the multiple count * 512 byte set by SET MULTIPLE command.
Also the SET FEATURE command have some option to change the PIO transfer speed. But it will have no
effect for S-ATA data transfer.
Normal Protocol for PIO Data Out command

Host Tx -----[RegHD]-----------------[DATA]-------------[DATA]……------------[DATA]------------------------
Drive Tx ---------------------[PIOSU]-------------[PIOSU]----------……[PIOSU]--------------[RegDH]---------
(BSY=0,DRQ=0,I=1)
Command Parameter Error protocol for PIO Data Out command

Host Tx -----[RegHD]------------------
Drive Tx ------------------[RegDH]----

- 156 -
360074232
Command data error protocol for PIO Data Out command(during the data transfer)
Host Tx -----[RegHD]----------------[Data]-----------------[Data]--------------------
Drive Tx --------------------[PIOSU]----------…..[PIOSU]----------[RegDH]-------
(ERR=1,BSY=0,DRQ=1, Error Reg=Error Code)
Command error protocol for DIO Data Out command (error report at the end of the command)
Host Tx -----[RegHD]-----------------[DATA]-------------[DATA]……------------[DATA]------------------------
Drive Tx ---------------------[PIOSU]-------------[PIOSU]----------……[PIOSU]--------------[RegDH]---------
(BSY=0,DRQ=0,I=1,ERR=1)
(Error Reg = Error Code)

- 157 -
360074232
11.3 Non-data commands

 CHECK POWER MODE
 DEVICE CONFIGRATION RESTORE
 DEVICE CONFIGRATION FREEZE LOCK
 DEVICE CONFIGRATION SET
 EXECUTE DEVICE DIAGNOSTICS
 FLUSH CACHE
 FLUSH CACHE EXT
 IDLE
 IDLE IMMEDIATE
 INITIALIZE DEVICE PARAMETERS
 READ VERIFY SECTOR(S)
 READ VERIFY SECTOR(S) EXT
 READ NATIVE MAX ADDRESS
 READ NATIVE MAX ADDRESS EXT
 RECALIBRATE
 SEEK
 SET FEATURES
 SET MULTIPLE MODE
 SECURITY FREEZE LOCK
 SET MAX ADDRESS
 SET MAX ADDRESS EXT
 SET MAX LOCK
 SET MAX UNLOCK
 SET MAX FREEZE LOCK
 SLEEP
 SMART Enable/Disable Attribute Autosave
 SMART Save Attribute Values
 SMART Executive Off-line Immediate
 SMART Enable Operation
 SMART Disable Operation
 SMART Return Status
 SMART Enable/Disable Automatic Off-line
 STANDBY
 STANDBY IMMEDIATE
Non-data command protocol:

a) The host send the RegHD to the drive including required command parameters.
b) When the command finishes, the drive will send RegDH to host with BSY=0, I=1 and ERR=0
c) When the RegHD at a) is not executable, the drive will send RegDH with BSY=0, I=1, ERR=1 and the
d) When unrecoverable error happened during command execution or the RegHD at a) is not
executable, the drive will send the RegDH to host with BSY=0, DRQ=0, ERR=1 and the Error register
with error code.

- 158 -
360074232
Non-Data command protocol

Host Tx -----[RegHD]------------------
Drive Tx ------------------[RegDH]----
(No Error : BSY=0, DRQ=0, I=1, Error Reg=00h)
(Error : BSY=0, DRQ=0, I=1, Error Reg=Error Code)
Note: During command execution of in Parallel ATA, sometimes host will poll the status. For Serial ATA,
there are no transaction of FIS during command execution. This means, during command execution, host will
see BSY=1 in the Shadow Register Block registers, but the status bits will not update until next RegDH
receive.

- 159 -
360074232
11.4 DMA data In commands

 READ DMA
 READ DMA EXT
 READ LOG DMA EXT
DMA data in protocol:

a) The host sends the RegHD to drive including required command parameters.
b) When the dsrive finishes the preparation of the data to be transferred, the drive will start data transfer
with Data FIS.
c) Continue data transfer from b) until the data transer complete.
d) When the data transfer finish with no error, the drive will send RegDH to the host.
e) When the RegHD at a) is not executable, the drive will send RegDH with BSY=0, I=1, ERR=1 and the
f) When unrecoverable error happened during the data transfer, Data FIS transmitting will stop and
RegHD will send to the host.
Also the SET FEATURE command have some option to change the DMA/UDMA transfer speed. But it will
have no effect for S-ATA data transfer.
Normal Protocol for DMA Data In command
Host Tx -----[RegHD]----------------------------------------------------------
Drive Tx --------------------[DATA]-[DATA]…[DATA]-[RegDH]----------
Command Parameter Error protocol for DMA Data In command

Host Tx -----[RegHD]------------------
Drive Tx ------------------[RegDH]----
Command Data Error protocol for DMA Data In command

Host Tx -----[RegHD]-------------------------------------------------------
Drive Tx --------------------[Data]…..-[Data]-[RegDH]------------------
(ERR=1,BSY=0,I=1,DRQ=1, Error Reg=Error Code)

- 160 -
360074232
11.5 DMA data Out commands
 WRITE DMA
 WRITE DMA EXT
 WRITE DMA FUA EXT
 WRITE LOG DMA EXT
DMA Data out protocol:

a) The host send the RegHD to the drive including required command parameters.
b) When the drive finishes to accept the data transfer, send DMA Activate FIS(DMACT) to the host.
c) The host sends the data FIS.
d) Continue data transfer from c) until the data transer is complete.
e) When the data transfer is completed with no error, the drive will send RegDH to the host.
f) When the RegHD at a) is not executable, the drive will send RegDH with BSY=0, I=1, ERR=1 and
g) When unrecoverable error happened during data transfer, RegHD with error information will be send
to the host after data transfer completed.
Also the SET FEATURE command have some option to change the DMA/UDMA transfer speed. But it will
have no effect for S-ATA data transfer.
Normal Protocol for DMA Data In command
Host Tx -----[RegHD]-----------------[DATA] [DATA]……----------------------

DriveTx --------------------[DMACT]---------------------…….[RegDH]----------
Command Parameter Error protocol for DMA Data In command

Host Tx -----[RegHD]------------------
Drive Tx ------------------[RegDH]----
Command Data Error protocol for DMA Data In command

Host Tx -----[RegHD]-----------------[DATA]-[DATA]……[DATA]-------------
Drive Tx ----------------------------------------------------------------------[RegDH]--
(ERR=1,BSY=0,I=1,DRQ=1, Error Reg=Error Code)

- 161 -
360074232
11.6 Native Command Queue commands

 READ FPDMA QUEUED
 WRITE FPDMA QUEUED
11.6.1 Command Issue protocol
The protocol to issue these commands are similar to the Non Data command protocol. But the data transfer
following to the command is unque for the NCQ commands.
b) When the drive accepts the command , the drive will send RegDH to the host with BSY=0, I=1 and
ERR=0
Also, the command will be registerered in the queue table inside the drive.
c) When the RegHD at a) is not executable, the drive will send RegDH with BSY=0, I=1, ERR=1 and the
Native Command Queue, command issue protocol

Host Tx -----[RegHD]------------------
Drive Tx ------------------[RegDH]----
(No Error : BSY=0, DRQ=0, I=1, Error Reg=00h)
(Error : BSY=0, DRQ=0, I=1, Error Reg=Error Code)
11.6.2 Data transfer protocol for the READ FPDMA QUEUED
a) When the drive is prepared to send data to the host, the drive will send the DMA Setup FIS with the
Tag number as the response to READ FPDMA QUEUED command, D=0, I=0 and A=0.
b) The drive sends data with Data FIS. The data offset and the number of the data to be transfer is
described in the previous DMA Setup FIS.
c) Upon successful completion of an outstanding command, the drive will send a Set Drive Bits FIS with
bits set in the SActive field corresponding to the bit position for each command TAG that has
completed since the last status notification was transmitted.
Read FPDMA QUEUED data transfer protocol
Host Tx ----------------------------------------------------------------------
Drive Tx -----[DMASU]-[DATA]-[DATA]…[DATA]--[SDB]--------
(No Error : ERR=0, I=1, Error Reg=00h)

- 162 -
360074232
11.6.3 Data transfer protocol for the WRITE FPDMA QUEUED
a) When the drive is prepaeed to accept data from the host, the drive will send the DMA Setup FIS with
the Tag number as the response to WRITE FPDMA QUEUED command, the offset of the data and
the number of the data to be transfered, D=0, I=0 and A=0 and the DMA Activate FIS (when the DMA
Auto-activate optimization is disabled)
b) The host send data with Data FIS. The data offset and the number of the data that the host should be
transferred is described in the previous DMA Setup FIS.
c) Upon successful completion an outstanding command, the drive will send a Set Drive Bits FIS with
bits set in the SActive field corresponding to the bit position for each command TAG that has
completed since the last status notification was transmitted.
WRITE FPDMA QUEUED data transfer protocol
Host Tx -----------------------------------[DATA]-[DATA]….[DATA]-----------------
Drive Tx -----[DMASU]-([DMACT])-------------------------------------[SDB]--------
(No Error : ERR=0, I=1, Error Reg=00h)
11.6.4 Error Reporting for the READ/WRITE FPDMA QUEUED

The drive will report error when NCQ command is in progress.
When unrecoverable error happened during read or write operation, the drive will report the error with
Set Device Bit FIS where ERR=1 , ERR Register = error code, I=1 and SActive field = 00000000h.
After sending error, the drive will accept only the Read Log EXT command with page 10h ,
COMRESET or Soft reset with RegHD. If other command issued by the host, the drive will report error
with ERR=1, I=1, Error Register = 04h.
When the drive accept the Read Log EXT command with Page 10h, the drive will stop processing
queue commands and send SDB with ERR=0, Error Register = 0, I=0 and SActive = FFFFFFFFh.
Then the drive send the error log of the Page 10h data to report the error conditon to the host.

- 163 -

2.5 Type Disk Drives: MQ01ABD100 MQ01ABD075 MQ01ABD064 MQ01ABD050 MQ01ABD032 MQ01ABD025

Uploaded by

Copyright:

Available Formats

2.5 Type Disk Drives: MQ01ABD100 MQ01ABD075 MQ01ABD064 MQ01ABD050 MQ01ABD032 MQ01ABD025

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

2.5 Type Disk Drives: MQ01ABD100 MQ01ABD075 MQ01ABD064 MQ01ABD050 MQ01ABD032 MQ01ABD025

Uploaded by

Copyright:

Available Formats

360074232

2.5 Type Disk Drives

Copyright © 2011 Toshiba Corporation. All rights reserved.

Copyright © 2011 Toshiba Corporation. All rights reserved.

NOTE Gives you helpful information.

Copyright © 2011 Toshiba Corporation. All rights reserved.

Copyright © 2011 Toshiba Corporation. All rights reserved.

■ Do not disassemble, remodel or repair.

■ Do not touch sharp edges or pins of the drive.

Copyright © 2011 Toshiba Corporation. All rights reserved.

Copyright © 2011 Toshiba Corporation. All rights reserved.

2. GENERAL DESCRIPTION ............................................................................................................................. 12

4. BASIC SPECIFICATION ................................................................................................................................ 15

Copyright © 2011 Toshiba Corporation. All rights reserved.

10.5 FRAME INFORMATION STRUCTURE (FIS) ......................................................................................................... 33

Copyright © 2011 Toshiba Corporation. All rights reserved.

10.7.34 SLEEP (E6h/99h) .........................................................................................................................108

Copyright © 2011 Toshiba Corporation. All rights reserved.

TABLE 7.4-1 DIMENSIONS ....................................................................................................................................... 20

Copyright © 2011 Toshiba Corporation. All rights reserved.

TABLE 10.7-39 STANDBY SETTINGR ....................................................................................................................128

Copyright © 2011 Toshiba Corporation. All rights reserved.

Copyright © 2011 Toshiba Corporation. All rights reserved.

Copyright © 2011 Toshiba Corporation. All rights reserved.

 Fast access and fast transfer rate

 Low power consumption

Copyright © 2011 Toshiba Corporation. All rights reserved.

6.2 Power Consumption

6.3 Energy Consumption Efficiency

Copyright © 2011 Toshiba Corporation. All rights reserved.

Figure 1 and Table 7.4-1 show an outline of the drive.

MQ01ABD050/032/025 102 gram (typ.) / 107 gram(max.)

7.3 Drive Orientation

7.4 Mounting Instructions

Copyright © 2011 Toshiba Corporation. All rights reserved.

Copyright © 2011 Toshiba Corporation. All rights reserved.

Figure 1 MQ01ABD100 Dimensions

Copyright © 2011 Toshiba Corporation. All rights reserved.

Table 7.4-1 Dimensions

A6(*2) 100.45 max 3.954 max 100.00 0.41 3.937 0.016

A8 9.40 0.370 9.40 0.51 0.370 0.020

A23 3.00 0.118 3.00 ±0.20 0.118 0.007

A28 4.07 0.160 4.07 0.160 +0.011

A38 3.00 min 0.118 min 3.50 min 0.137 min

(*1)SFF-8200:Small Form Factor Standard

Copyright © 2011 Toshiba Corporation. All rights reserved.

Figure 2 Mounting Recommendation

Copyright © 2011 Toshiba Corporation. All rights reserved.

*) The temperature of top cover and base must be kept under 63 oC

Non- operating - 40oC- 65oC

Copyright © 2011 Toshiba Corporation. All rights reserved.

8.5 Acoustics（Sound Power）

tT is published time to seek from one random

tL is the time for the drive to rotate by half a

Measurements are to be taken in accordance with ISO 7779.

Copyright © 2011 Toshiba Corporation. All rights reserved.

8.6 Safety/EMI Standards

MQ01ABD100 /075 /064 /050 /032 /025

Underwriters Laboratories(UL) UL 60950 Third Edition:2000