IRFP460

Data Sheet January 2002

20A, 500V, 0.270 Ohm, N-Channel Features

Power MOSFET • 20A, 500V
This N-Channel enhancement mode silicon gate power field
• rDS(ON) = 0.270Ω
effect transistor is an advanced power MOSFET designed,
tested, and guaranteed to withstand a specified level of • Single Pulse Avalanche Energy Rated
energy in the breakdown avalanche mode of operation. All of • SOA is Power Dissipation Limited
these power MOSFETs are designed for applications such
as switching regulators, switching convertors, motor drivers, • Nanosecond Switching Speeds
relay drivers, and drivers for high power bipolar switching • Linear Transfer Characteristics
transistors requiring high speed and low gate drive power.
• High Input Impedance
These types can be operated directly from integrated
circuits. • Related Literature
- TB334 “Guidelines for Soldering Surface Mount
Formerly developmental type TA17465.
Components to PC Boards”

Ordering Information Symbol

PART NUMBER PACKAGE BRAND D

IRFP460 TO-247 IRFP460

NOTE: When ordering, use the entire part number.

G

Packaging
JEDEC STYLE TO-247

SOURCE
DRAIN
GATE

DRAIN
(TAB)

©2002 Fairchild Semiconductor Corporation IRFP460 Rev. B

 IRFP460

Absolute Maximum Ratings TC = 25oC, Unless Otherwise Specified

IRFP460 UNITS
Drain to Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDS 500 V
Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .VDGR 500 V
Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID 20 A
TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID 12 A
Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IDM 80 A
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VGS ±20 V
Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PD 250 W
Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.0 W/oC
Single Pulse Avalanche Energy Rating (Note 4). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EAS 960 mJ
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, TSTG -55 to 150 oC
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TL 300 oC
Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Tpkg 260 oC

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:
1. TJ = 25oC to TJ = 125oC.

Electrical Specifications TC = 25oC, Unless Otherwise Specified

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Drain to Source Breakdown Voltage BVDSS ID = 250µA, VGS = 0V (Figure 10) 500 - - V
Gate Threshold Voltage VGS(TH) VGS = VDS, ID = 250µA 2 - 4 V
Zero Gate Voltage Drain Current IDSS VDS = Rated BVDSS , VGS = 0V - - 25 µA
VDS = 0.8 x Rated BVDSS , VGS = 0V, TJ = 125oC - - 250 µA
On-State Drain Current (Note 2) ID(ON) VDS > ID(ON) x rDS(ON)MAX , VGS = 10V 20 - - A
Gate to Source Leakage Current IGSS VGS = ±20V - - ±100 nA
Drain to Source On Resistance (Note 2) rDS(ON) ID = 11A, VGS = 10V (Figures 8, 9) - 0.24 0.27 Ω
Forward Transconductance (Note 2) gfs VDS ≥ 50V, IDS > 11A (Figure 12) 13 19 - S
Turn-On Delay Time td(ON) VDD = 250V, ID = 21A, RGS = 4.3Ω , RD = 12Ω , - 23 35 ns
VGS = 10V MOSFET Switching Times are Essentially
Rise Time tr - 81 120 ns
Independent of Operating Temperature
Turn-Off Delay Time td(OFF) - 85 130 ns
Fall Time tf - 65 98 ns
Total Gate Charge Qg(TOT) VGS = 10V, ID = 21A, VDS = 0.8 x Rated BVDSS, - 120 190 nC
(Gate to Source + Gate-Drain) IG(REF) = 1.5mA (Figure 14). Gate Charge is
Essentially Independent of OperatingTemperature
Gate to Source Charge Qgs - 18 - nC
Gate to Drain “Miller” Charge Qgd - 62 - nC
Input Capacitance CISS VDS = 25V, VGS = 0V, f = 1MHz (Figure 10) - 4100 - pF
Output Capacitance COSS - 480 - pF
Reverse Transfer Capacitance CRSS - 84 - pF
Internal Drain Inductance LD Measured from the Drain Modified MOSFET - 5.0 - nH
Lead, 6mm (0.25in) from Symbol Showing the
Package to Center of Die Internal Device
Inductances
Internal Source Inductance LS Measured from the Source D
- 13 - nH
Lead, 6mm (0.25in) from
Header to Source Bonding LD
Pad
G
LS

S
Thermal Resistance Junction to Case RθJC - - 0.50 oC/W

Thermal Resistance Junction to Ambient RθJA Free Air Operation - - 30 oC/W

©2002 Fairchild Semiconductor Corporation IRFP460 Rev. B

 IRFP460

Source to Drain Diode Specifications

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Continuous Source to Drain Current ISD Modified MOSFET D - - 20 A
Symbol Showing the
Pulse Source to Drain Current ISDM - - 80 A
Integral Reverse P-N
(Note 3)
Junction Rectifier
G

S
Source to Drain Diode Voltage (Note 2) VSD TJ = 25oC, ISD = 21A, VGS = 0V (Figure 13) - - 1.8 V
Reverse Recovery Time trr TJ = 25oC, ISD = 21A, dISD/dt = 100A/µs 280 580 1200 ns
Reverse Recovery Charge QRR TJ = 25oC, ISD = 21A, dISD/dt = 100A/µs 3.8 8.1 18 µC
NOTES:
2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.
3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. VDD = 50V, starting TJ = 25oC, L = 4.3mH, RGS = 25Ω, Peak IAS = 20A.

Typical Performance Curves Unless Otherwise Specified

1.2 20
POWER DISSIPATION MULTIPLIER

1.0
16
ID, DRAIN CURRENT (A)

0.8
12

0.6
8
0.4

4
0.2

0 0
0 50 100 150 25 50 75 100 125 150
TC , CASE TEMPERATURE (oC) TC , CASE TEMPERATURE (oC)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
TEMPERATURE CASE TEMPERATURE

1
ZθJC, THERMAL IMPEDANCE (oC/W)

0.5

0.1 0.2
0.1
0.05 PDM
0.02
10-2 0.01
t1
SINGLE PULSE t2
NOTES:
DUTY FACTOR: D = t1/t2
PEAK TJ = PDM x ZθJC x RθJC + TC
10-3
10-5 10-4 10-3 10-2 0.1 1 10
t1, RECTANGULAR PULSE DURATION (S)

FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

©2002 Fairchild Semiconductor Corporation IRFP460 Rev. B

 IRFP460

Typical Performance Curves Unless Otherwise Specified (Continued)

103 40
VGS = 10V PULSE DURATION = 80µs
5 OPERATION IN THIS
AREA IS LIMITED DUTY CYCLE = 0.5% MAX
VGS = 6.0V
2 BY rDS(ON)
32
ID , DRAIN CURRENT (A)

ID, DRAIN CURRENT (A)

102 VGS = 5.5V
10µs
5
24
2 100µs
10
1ms
5 16 VGS = 5.0V
2 10ms
1
8 VGS = 4.5V
5 T = 25oC DC
C
TJ = MAX RATED VGS = 4.0V
2
SINGLE PULSE
0.1 0
1 2 5 10 2 5 102 2 5 103 0 50 100 150 200 250
VDS , DRAIN TO SOURCE VOLTAGE (V) VDS , DRAIN TO SOURCE VOLTAGE (V)

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

40 102
PULSE DURATION = 80µs PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX DUTY CYCLE = 0.5% MAX
VGS = 6.0V VDS ≥ 50V
32 VGS = 10V
ID , DRAIN CURRENT (A)

ID, DRAIN CURRENT(A)

VGS = 5.5V 10

24
TJ = 150oC
1
16 VGS = 5.0V TJ = 25oC

8 0.1
VGS = 4.5V

VGS = 4.0V
0 10-2
0 4 8 12 16 20 0 2 4 6 8 10
VDS , DRAIN TO SOURCE VOLTAGE (V) VGS, GATE TO SOURCE VOLTAGE (V)

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

2.5 3.0
PULSE DURATION = 80µs PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX DUTY CYCLE = 0.5% MAX
NORMALIZED DRAIN TO SOURCE

VGS = 10V, ID = 11A

rDS(ON), DRAIN TO SOURCE

2.0 2.4
ON RESISTANCE (Ω)

ON RESISTANCE

VGS = 10V
1.5 1.8

1.0 1.2

0.5 0.6
VGS = 20V

0 0
0 20 40 60 80 100 -40 0 40 80 120 160
ID, DRAIN CURRENT (A) TJ , JUNCTION TEMPERATURE (oC)

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

VOLTAGE AND DRAIN CURRENT RESISTANCE vs JUNCTION TEMPERATURE

©2002 Fairchild Semiconductor Corporation IRFP460 Rev. B

 IRFP460

Typical Performance Curves Unless Otherwise Specified (Continued)

1.25 10000
ID = 250µA VGS = 0V, f = 1MHz
NORMALIZED DRAIN TO SOURCE

CISS = CGS + CGD

1.15 8000 CRSS = CGD
COSS ≈ CDS + CGD
BREAKDOWN VOLTAGE

C, CAPACITANCE (pF)
CISS

1.05 6000

COSS
0.95 4000

0.85
2000 CRSS

0.75
-40 0 40 80 120 160 0
1 2 5 10 2 5 102
TJ , JUNCTION TEMPERATURE (oC) VDS , DRAIN TO SOURCE VOLTAGE (V)

FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
VOLTAGE vs JUNCTION TEMPERATURE

40 102
PULSE DURATION = 80µs PULSE DURATION = 80µs
ISD, SOURCE TO DRAIN CURRENT (A)
DUTY CYCLE = 0.5% MAX 5 DUTY CYCLE = 0.5% MAX
gfs, TRANSCONDUCTANCE (S)

VDS ≥ 50V
32
2

TJ = 25oC 10
24
5 TJ = 150oC
TJ = 25oC
2
16
1
TJ = 150oC
5
8
2

0 0.1
0 8 16 24 32 40 0 0.4 0.8 1.2 1.6 2.0
ID , DRAIN CURRENT (A) VSD, SOURCE TO DRAIN VOLTAGE (V)

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

20
ID = 21A

VDS = 400V
16
VGS, GATE TO SOURCE (V)

VDS = 250V
VDS = 100V
12

0
0 40 80 120 160 200
Qg, GATE CHARGE (nC)

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

©2002 Fairchild Semiconductor Corporation IRFP460 Rev. B

 IRFP460

Test Circuits and Waveforms

VDS
BVDSS

L tP
VDS

VARY tP TO OBTAIN IAS

+ VDD
REQUIRED PEAK IAS RG
VDD
VGS -
DUT

tP
0V IAS
0
0.01Ω
tAV

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

tON tOFF

td(ON) td(OFF)

tr tf
RL VDS
90% 90%

+
VDD 10% 10%
RG
- 0

DUT 90%

VGS 50% 50%

PULSE WIDTH
VGS 10%
0

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

VDS
CURRENT (ISOLATED
REGULATOR SUPPLY) VDD

Qg(TOT)
SAME TYPE VGS
AS DUT Qgd
12V
0.2µF 50kΩ
BATTERY Qgs
0.3µF

D VDS

G DUT 0

IG(REF) S IG(REF)
0
VDS
IG CURRENT ID CURRENT
SAMPLING SAMPLING 0
RESISTOR RESISTOR

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS

©2002 Fairchild Semiconductor Corporation IRFP460 Rev. B

TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is
not intended to be an exhaustive list of all such trademarks.
ACEx™ FAST  OPTOLOGIC™ SMART START™ VCX™
Bottomless™ FASTr™ OPTOPLANAR™ STAR*POWER™
CoolFET™ FRFET™ PACMAN™ Stealth™
CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-3
DenseTrench™ GTO™ Power247™ SuperSOT™-6
DOME™ HiSeC™ PowerTrench  SuperSOT™-8
EcoSPARK™ ISOPLANAR™ QFET™ SyncFET™
E2CMOSTM LittleFET™ QS™ TinyLogic™
EnSignaTM MicroFET™ QT Optoelectronics™ TruTranslation™
FACT™ MicroPak™ Quiet Series™ UHC™
FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER  UltraFET 
STAR*POWER is used under license
DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER

NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD
DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT
OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT
RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant into support device or system whose failure to perform can
the body, or (b) support or sustain life, or (c) whose be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can be effectiveness.
reasonably expected to result in significant injury to the
user.
PRODUCT STATUS DEFINITIONS
Definition of Terms

Datasheet Identification Product Status Definition

Advance Information Formative or This datasheet contains the design specifications for
In Design product development. Specifications may change in
any manner without notice.

Preliminary First Production This datasheet contains preliminary data, and

supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.

No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.

Obsolete Not In Production This datasheet contains specifications on a product

that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.

Rev. H4