The RF Reader ADI
The RF Reader ADI
The RF Reader ADI
www.analog.com/RF
The RF Reader
A collection of published articles
on RF from Analog Devices
Smart Partitioning
for WiMAX Radios
NOMAN RANGWALA AND RICK MYERS
Analog Devices Inc., Norwood, MA
T
Figure 1 shows a block diagram of a
cess (BWA) has long been acknowl- traditional WiMAX system. An RF trans-
edged as the next step in the evolu- ceiver is connected through a power am-
tion of Internet access. Unfortunately, the plifier (PA) and RF switches to the anten-
lack of robust technology at a competi- na on one side, and to a digital baseband
tive price has been a barrier to its imple- (DBB) on the other. The interface be-
mentation. Today, though, momentum to tween the RF transceiver and the DBB is
cross the chasm is gathering—early composed of analog signals, which can
adopters have endorsed the technology be at intermediate frequency (IF) or base-
in under-served rural areas of the world, band. Note that the ADCs and DACs in
while standardization efforts have re- this architecture can be discrete devices,
duced costs enough that mainstream or can be integrated on an ASIC.
users can now consider WiMAX a viable In some applications, a two-chip solu-
alternative for broadband access with a tion may have higher performance and
future promise of mobile access. lower cost than a single-chip solution.
WiMAX, based on IEEE 802.16 specifi- The key is to know how to divide the
cations, supports operation in multiple fre- functions between the two chips to best
quencies and multiple air standards. To en- exploit both the circuit topology and the
sure interoperability between multiple available manufacturing technologies.
WiMAX solutions, the WiMAX Forum, an Smart partitioning does just this, allow-
industry consortium, has developed pro- ing an RF system-on-a-chip (SoC) to pro-
files that specify the operating frequency, vide a complete RF-to-bits solution in-
bandwidths, air-interface and medium ac- cluding all required automatic gain con-
cess protocols. These profiles are based on trol, transmit power control and RF
a 256-carrier orthogonal frequency divi- calibration loops. Including control loops
sion multiplexing (OFDM) air interface for on the radio front end enhances ease of
fixed/nomadic operation, and scalable- use, provides for an easier mix-and-
OFDM-access (S-OFDMA) air interface for match capability with different DBB
portable/mobile applications. modems and improves performance. The
Reprinted with permission of MICROWAVE JOURNAL® from the November 2006 issue.
©
2006 Horizon House Publications, Inc.
1
WIRELESS TECHNOLOGIES
accompanying reduction of real- cost, this reduction will require for 90 nm or 65 nm are not avail-
time software control results in significant improvements for able for integration on today’s
simpler system design. All analog market prices to yield an accept- fine-line digital processes. The
and RF specific controls are inte- able profit. opportunity cost for using a 130-
grated on the RF front-end IC. Smart partitioning offers the nm process for the digital base-
This is smart partitioning. Figure opportunity to dramatically re- band instead of a state-of-the-art
2 illustrates a block diagram for a duce the total cost of a WiMAX 90-nm process can be up to
system using smart partitioning. system. Today’s traditional DBBs twice. Data converters integrated
are mixed-signal ASICs, with on a DBB constrain the cost,
COST BENEFITS ENABLED over 90 percent of their area oc- keeping the IC from taking ad-
BY SMART PARTITIONING cupied by digital gates and 5 to vantage of Moore’s law.
For communication systems 10 percent used for data convert-
such as WiMAX and BWA, con- ers. The cost to manufacture such EASE OF USE ENABLED
sumer prices less than $100 are a mixed-signal device is over 1.5 BY SMART PARTITIONING
essential. In CPE equipment for times the cost of manufacturing a By itself, the integration of
asymmetric digital subscriber digital-only IC. The major con- data converters is not sufficient
loop (ADSL) and 802.11g Wi-Fi tributors include higher wafer for smart partitioning. The data
($20 to $30), for example, volumes price (1.2 times), higher test cost converters required for WiMAX
increased dramatically as prices (1.1 times), higher yield cost (1.1 are typically over-sampled, so
declined. Emerging markets such times) and larger die size (1.05 handling the raw data rate in and
as WiMAX are also experiencing times), totaling a 1.5 times in- out of the transceiver would pre-
similar price pressures. End-user crease in cost. sent implementation challenges.
CPE prices are expected to be In addition to the tangible cost, However, integrating decimation
less than $100 by mid-2007. To there is a large opportunity cost and interpolation filters on the
achieve these targets, chipset incurred. Data converters typical- transceiver allows the interface
pricing must fall to $20 or $25. ly lag behind by one generation speed to be reduced. The avail-
Much lower than the current of the process, and proven cores ability of mature fine-line RF
CMOS processes, coupled with
Real Time Control Loops partitioned between advances in analog and RF mod-
two separate chips and vendors Mixed Signal is integrated on eling capabilities, have now made
digital ASIC or Standalone it possible to move data convert-
Real Time Control Signals
ers and other mixed-signal blocks
Ref to the RFIC in WiMAX radio de-
ADC
signs. For cost and power effi-
cient implementation of the digi-
LO ADC tal blocks, fine-line CMOS is a
Digital Modem/MAC
DAC definite plus. This article explores
DAC the choice of digital interface and
the ease of use advantages intro-
PLL
Slow Speed duced by simple RF drivers for
Control Port
receivers and transmitters.
Memory
DIGITAL INTERFACE: CHOICES,
ISSUES AND CHALLENGES
▲ Fig. 1 Block diagram of a traditionally partitioned WiMAX system. The evaluation board design
and layout has a critical impact
Real Time Control Loops Integrated on the performance of the mixed-
on RF Transciever
signal component of the DBB.
90/65nm digital
Real Time Control Signals
only process The analog I/O on the reference
board is sensitive to external
Digital I/Q
Ref
noise, and the supply routes to
ADC the mixed-signal portion of the
ADC Digital Modem/MAC design require high isolation.
LO
DAC
Validated by gate Eliminating the analog I/O mini-
level simulation
mizes these noise-coupling is-
DAC sues, and solves the problem of
PLL Slow Speed interfacing analog cores from dif-
Control Port ferent vendors (such as RF chip
Memory and mixed-signal converter
cores). For example, some ADC
cores require a discrete 5 V driver
▲ Fig. 2 Block diagram of a WiMAX system using smart partitioning. op-amp to obtain specified data
2
WIRELESS TECHNOLOGIES
sheet performance. Modems us- clock, synchronous clocking, or The parallel bit stream ap-
ing smaller processes, such as nibble transfers. Each approach proach offers lower data rates
130 nm or 90 nm, must reduce has its advantages and disadvan- and a standard CMOS I/O, but in-
the signal swing and match the tages. creases the pin count. To reduce
common-mode level to that of the High speed serial links (see the pin count to a manageable
RFIC. These considerations re- Figure 3) have a lower pin count, number, the data bus can use
quire valuable engineering re- reduced switching noise due to time duplexing to multiplex be-
sources. For systems using smart the differential signaling and tween receive and transmit data.
partitioning, the boundary be- larger separation (between DBB Additionally, the I/O can be sin-
tween the transceiver and the and RF transceiver). However, gle-ended if the switching and
DBB is digital, simplifying these the high speed circuit design risk high frequency noise are careful-
issues. is one of the biggest implementa- ly managed and isolated from the
Two basic options for selecting tion challenges. Implementation highly sensitive RF circuitry. The
a digital interface are a high of the serializer and de-serializer design on the DBB is straightfor-
speed serial data stream using is complex and requires clock re- ward, and can be implemented
low voltage digital swing (LVDS) covery circuits and other custom with a standard hardware de-
signaling, or a slower speed par- design blocks that are not readily scription language (HDL)-based
allel bit stream. Variations of available in standard digital li- design flow.
these schemes include embedded braries. The JEDEC Committee (JC-61),
formed in 2002, was chartered to
create an open standard for digi-
tal interface, enabling smart par-
Rx Clock titioning and multi-vendor solu-
Pros tions. The published standard,
Rx Data Low Pin Count JESD96, offers the high speed
Differential Signaling
LVDS approach. A proposal and
Tx Clock
Cons basic configuration for the paral-
Complex Implementation lel interface have also been ac-
High Speed (≈500MHz)
Tx Data cepted. Figure 4 shows an exam-
ple of a parallel interface imple-
RF Transceiver Modem mented on Analog Devices’
AD935x family of smart parti-
tioned transceivers. The ADI/Q™
Header
R/
Sync I Q I Q Control Field
W
CS Address Data CRC P digital I/Q interface provides the
basis of the JC-61 parallel stan-
Data Field Register Field
dard.
S S
Header
Header
3
WIRELESS TECHNOLOGIES
detected, the receiver gain is re-
Calibration Settings duced depending on the type of
LPF Gain Setting
LNA Gain Setting over-ranging. If the baseband
VGA Gain Setting peak detector before filters indi-
DC Offset DAC
cates clipping, for example, then
To Modem the LNA gain is stepped down.
ADC The AGC algorithm cycles
Mixer VGA LPF Out of In
OVR Band through these iterations and con-
DAC
DC Offset DAC
OVR
Out of
Band In gain for the remainder of the
Band
Mixer VGA frame. For the modem to syn-
ADC
To Modem chronize and correlate to the sig-
LPF
nal, the receiver gain must be
fixed. A fast AGC lock time al-
lows the modem more time to
▲ Fig. 5 Receiver architecture on the AD935x family of smart partitioned transceivers.
synchronize and make accurate
channel estimates, reducing the
DL DL DL UL UL implementation loss and improv-
Preamble FCH Burst Burst Burst Preamble Burst Burst ing the system performance.
1 2 n 1 2
Downlink Transition Uplink Traditional systems achieve
Gap
this by distributing the AGC
function on both modem and
Variable
Gain
Fixed Gain transceiver. The dotted line in the
Signal Coarse Channel receiver architecture indicates
Detection, Frequency and Fine the functional partitioning. In this
AGC, Offset and Frequency
Antenna Timing Offset approach, the DBB must monitor
Selection Synchronization Estimation the gain, detect peaks and set a
new gain. The algorithm is gener-
▲ Fig. 6 The 802.16 OFDM waveform. ally implemented in the RF soft-
ware driver. Every time the gain
for fixed systems and 10 to 12 dB that the waveform is repetitive in is changed, the transceiver must
for mobile systems. the time domain. be recalibrated and the DC-off-
The transceiver uses the frame To detect the minimum desired sets must be removed. The RF
preamble to lock the gain of the signal, the receiver gain is set to driver must maintain accurate
receiver (see Figure 6). The pre- maximum. The in-channel re- timing and must respond to in-
amble is one or two OFDM sym- ceived power is measured at the terrupts generated from the
bols consisting of multiple tones outputs of the ADCs and decima- transceiver, making optimization
whose phases are aligned to cre- tion filters. The peak detectors a tedious, time-consuming task.
ate a waveform with a small distributed along the receiver In the case of multiple vendors,
peak-to-average power ratio. The chain and the ADCs are also each RF driver must be cus-
tones are also distributed such monitored for over-ranging. If tomized for a specific transceiver.
0.4
0.2
0 9-12 dB
0 10 20 30 40 Beam-formed Signal
TIME (μs)
Input Waveform: 802.16 OFDM Downlink
measured at the output of the AD935x. ▲ Fig. 8 Power variations in a burst for advanced MIMO and beam-formed signals.
4
WIRELESS
W I R E L E S STECHNOLOGIES
TECHNOLOGIES
In multiple instances, vendors symbol-to-symbol AGC. The transmit power control range of
have struggled to achieve power variation within a burst in 50 dB for the terminal. This will
64QAM operation on their refer- this scenario is 9 to 12 dB. A typi- allow terminals to be distributed
ence designs because of these cal power variation versus time around the cell site to meet the
complex interactions. for a beam-formed or space-time equal power criteria at the base
A transceiver using smart par- coded waveform is shown in Fig- station.
titioning integrates the complete ure 8. To accommodate this pow- During the ranging process,
control loop including monitor- er step, one option is to increase the base station requests the ter-
ing and control algorithms on a the ADC dynamic range and pay minal to send out a ranging sig-
single device. The basic process the corresponding cost of in- nal. The base station will then
to lock the gain remains the creasing a bit in performance. command the terminal to in-
same, but the responsibility for Another option is to reacquire crease or decrease its transmit
control is transferred to the RF lock on a symbol-by-symbol ba- power. The WiMAX Forum is
transceiver. From the modem’s sis. A fast AGC with short lock currently discussing require-
perspective, the loop is au- times, coupled with accurate tim- ments for accuracy and number
tonomous and does not require ing control for starting and stop- of iterations.
any dynamic interactions. The ping the AGC loop, could enable In traditional architectures, ex-
modem can still accurately start symbol-to-symbol AGC. ternal attenuators and true rms
and stop the loop, and can still Figure 9 shows a plot of re- power detectors can be used to
monitor the received signal ceiver input vs. measured receiv- achieve the system specifications.
strength indicator (RSSI) and er error vector magnitude (EVM) Using smart partitioning, the in-
gain settings. All internal calibra- for a WiMAX transceiver, using tegrated ADCs and DACs offer
tions are now self-contained. smart partitioning along with a the transmitter the ability to
With well-managed timing software modem implemented rapidly measure highly accurate
constraints, this smart partition- with Agilent VSA software. The burst output power. Figure 10
ing approach results in two ad- performance curve exemplifies shows the components of the
vantages: a simpler RF driver and the ease of implementation unique transmit power control
shorter AGC locking time. Fig- achieved using the smart parti- scheme implemented on the
ure 7 shows that the AGC lock tioning approach. For low input AD935x transceiver. To utilize the
time, when using the autono- power, the receiver gain is auto- power detector, the transmitted
mous AGC loop on the AD935x, matically adjusted to accommo- signal is sensed from an external
is of the order of four microsec- date the small input signal; the coupler. It is then fed back to the
onds for an 802.16 waveform. gain is then backed off automati- receiver, where it is down-con-
Further advanced techniques cally until the EVM is limited by verted to baseband. The receive
such as stronger signal detection, the linearity of the transceiver. ADCs digitize the signal, which is
radar detection and interference then processed by a digital rms
back-offs can also be easily im- TRANSMITTER POWER power meter block. This takes ad-
plemented. CONTROL vantage of the half-duplex nature
Advanced systems, operating The 802.16 standard specifies a of the system to make an accurate
in mobile environments with fad- ranging process that determines measurement using the idle cali-
ing channels, multiple antennas the correct output power radiated brated receiver path. The detec-
and beam-formed signals, re- by the terminal. This process en- tor is capable of measuring pow-
quire new techniques such as sures that transmissions from er on a TX burst-by-burst basis,
multiple terminals arrive at the providing the modem with near-
base station at the desired power real-time power information. The
2300
2550
level (within a certain range that front-end mixer is designed to be
2700 can be handled by the base sta- temperature and frequency inde-
tion). The standard specifies a pendent, and thus requires only a
−20
External Antenna
−25 Minimum Maximum Interface
Signal Signal
EVM (dB)
DAC Modulator
−30
Decode
pdref
−35 Control
LO
RMS txrssi
−40
−80 −60 −40 −20 0 ADC
INPUT POWER LEVEL (dBm)
5
WIRELESS
W I R E L E S STECHNOLOGIES
TECHNOLOGIES
one-point factory calibration. SUMMARY iary ADCs and DACs, RF gener-
This feature saves test time and The smart partitioning of a al-purpose outputs for RF switch
reduces calibration complexity. WiMAX system enables the low- and PA control. The AD935x fam-
The ease of use advantage is est system cost and reduces the ily of transceivers exemplifies the
equally applicable to the trans- dependence of real-time control RF system-on-chip features that
mitter. The modem can vary the from the DBB. Integration of the can be implemented. ■
power on a burst-by-burst basis ADCs and DACs by itself is not Noman Rangwala received his bachelor
by simply writing to the register sufficient to achieve these advan- of engineering degree from Victoria
before the burst. The transmit tages. To reduce the speed of the Jubilee Technical Institute, Mumbai, in
power is automatically adjusted digital interface, decimation and 1992, his MSc degree from the University
of New Mexico, Albuquerque, NM, in 1994,
to the open loop accuracy specifi- interpolation filters are also inte- and his MBA degree from San Diego State
cation of the device. If greater ac- grated in the transceiver. These University, San Diego, CA, in 2000. He is a
curacy is required, the transmit stages also include the channel marketing manager with responsibility for
power control loop can be initiat- filters. A large portion of the RF WiMAX transceiver marketing within the
ed and a correction factor can be High Speed Signal Processing division of
driver complexity is managing Analog Devices Inc. (ADI). He also has
applied to the next burst. Other the real-time signaling between over six years of experience in IC design
novel techniques such as self- the modem and transceiver to and development.
generated short test signals can achieve fast and accurate AGC Richard H. “Rick” Myers received his BS
be transmitted before the actual and TPC. To reduce the process- degree from Old Dominion University in
burst to calibrate the device in ing load on the modem, the AGC 1983. He is a senior applications engineer
close loop. These techniques can and TPC algorithm blocks are in- focused on wireless applications for the
be explored as emissions require- tegrated on the transceiver. Other High Speed Signal Processing division of
Analog Devices Inc. (ADI) and is based in
ments and system requirements smart features can be integrated Raleigh, NC. Before joining ADI, he was
evolve. on the transceiver such as auxil- CDMA hardware development manager
for handsets at Ericsson in Research
Triangle Park, NC, and principal electrical
engineer of RF and receivers at E-Systems
(Raytheon) in Falls Church, VA.
6
0!'% s !02), FEATURE ARTICLE 777-0$)'%34#/-
M
ost wireless receiv- amplifier and output stage have
ers incorporate some an extremely large overall gain,
form of variable gain. small DC offsets at the input
Variable gain, which is usually of the fixed-gain amplifier can
implemented at Intermediate lead to large output offsets. To
Frequency (IF), is used to ampli- correct for these Vgain, supply
fy or attenuate received sig- and temperature variations, a
nals so that a constant signal low-pass offset correction loop
level is presented to subsequent is used which senses and main-
stages in the receiver. Usually tains the output DC level at the
implemented at Intermediate voltage on the DECL pin. The
Frequency (IF), variable gain low-pass corner frequency of
is used to amplify or attenuate this loop is controlled by the
received signals so that a con- size of the capacitor on the
stant level is presented to subse- HPFL pin.
quent stages in the receiver. The AD8368 contains an
Variable Gain Amplifiers accurate stand-alone RMS
(VGAs) will either have digital detector that enables versatile
gain control or analog gain con- AGC operation. To form a com-
trol and are generally optimized plete AGC loop, the MODE pin
for either receive or transmit Figure 1: Simplified Block Diagram is pulled low and the detector
applications. While the choice output pin is directly connected
of an analog controlled or to the GAIN pin and an inte-
digitally controlled VGA often grating capacitor. Then, by con-
comes down to the preferences necting the VGA output OUTP
of the equipment designer and directly to the detector input
the available control signals, DETI, the output is leveled to
there are solid technical reasons the set-point -11 dBm. This ref-
for choosing one over the other. erence level can be raised by
This article will discuss those dividing down the output signal
trade-offs and will go on to before applying it to the detec-
discuss the operation and appli- tor input, allowing for a range
cation of Analog Devices’ new of AGC levels.
analog controlled VGA.
Input and Output Impedances
A Linear-in-dB IF Variable The input to the AD8368
Gain Amplifier should be externally AC cou-
The AD8368 is an IF VGA pled to prevent disrupting
with an operational bandwidth the DC levels on the chip.
from near DC to 800 MHz Thus, a large coupling capaci-
and a gain control range of tor should be used, so that
34 dB from -12 dB to +22 Figure 2: Gain Control Transfer Function and Linearity at the series impedance of the
dB. It also includes an onboard 70 MHz. capacitor is negligible at the
square-law detector that can be frequencies of interest. On
used in an AGC loop with the separate variable transconduc- stages are summed and fed into the chip, the input is connect-
VGA. Using Analog Devices’ tance gm stages, whose out- an integrator. Resistive feed- ed directly to a resistor ladder
patented X-AMP architecture, puts are summed and fed into back from the output of the network whose impedance is
the AD8368 achieves accurate an integrator. Gain control is integrator to the gm stages cre- nominally 50 7.
linear-in-dB gain control. The achieved by using the GAIN ates a low-noise, high-linearity The output of the part
part is designed with 50 7 input pin to control the interpolator. fixed-gain amplifier. The out- should also be AC coupled
and output impedances. As GAIN is swept from 0 V put of this amplifier is fed to prevent disrupting the
The main signal path consists to 1 V, the interpolator selects into the output buffer, which output DC level. As with
of a variable input attenuator different tap points by varying provides an active 50 7 output the input, a sufficiently large
followed by an integrator and the transconductance of the gm impedance and additional 6 value of capacitance should
output buffer. Feedback around stages. For gains between two dB of fixed gain. be used so that the series
the integrator creates a fixed- tap points, the interpolator var- impedance of the capacitor
gain amplifier. Figure 1 shows a ies the transconductance such Output DC Level and Offset is negligible at the frequen-
block diagram of the VGA. that the weighted sum of several Correction cies of interest.
adjacent tap points are chosen. Since the AD8368 is single-end- The output impedance is
Input Attenuator and In this way, an accurate contin- ed, the DC levels at the input synthesized by the output buf-
Interpolator uous linear-in-dB gain control and output are regulated to fer. The fixed gain of the out-
The input attenuator is built response is produced. VPSI/2 by an internal regulator. put buffer combined with the
from a resistor ladder with eigh- The output of this regulator is resistive feedback from output
teen -2 dB tap points. Each Integrator and Output Buffer connected to the DECL line and to input provides a nominally
of these tap points is fed into The current outputs of the gm requires an external decoupling 50 7 output impedance.
7
0!'% s !02), FEATURE ARTICLE 777-0$)'%34#/-
Figure 3: Gain Control Transfer Function vs. Temperature Figure 4: Noise and OIP3 vs. Control Voltage at 140 MHz
Accurate Linear-in-dB Gain of the ideal linear model to The input-referred distortion dBm. This is 178 mV pk-pk
Control the three transfer functions at varies in a similar manner to for sine-wave signals, but the
The AD8368 has a linear-in- 25º C, -40 º C, and +85º C the noise. Figure 4 illustrates peak amplitude for other sig-
dB gain control interface that yields the linear conformance how the third-order inter- nals, such as Gaussian noise, or
can be operated in either a error curves scaled in dB. This cept point at the input, OIP3, those carrying complex modu-
gain-up (positive gain control method of error calculation behaves as a function of VGAIN. lation, will invariably be some-
sense) or gain-down (nega- resembles the expected error At lower levels, a degraded what greater. However, for all
tive gain sense) mode. With from single temperature calibra- OIP3 is acceptable. Overall, the waveforms having a reasonable
the MODE pin pulled high tion during system production. dynamic range, represented by crest factor (less than 13dB),
in the gain-up mode, the gain the difference between IIP3 and the rms value will be correct-
increases with increasing gain Using the AD8368 VGA NF, remains reasonably con- ly measured and delivered at
control voltages; in gain-down The AD8368 is a general pur- stant as a function of gain. The VOUT. The output set-point
mode (MODE pulled low) gain pose VGA suitable for use in output distortion and compres- may be adjusted upwards using
decreases with increasing GAIN a wide variety of applications sion are essentially independent an external resistive divider net-
voltages (Figure 2). where voltage-control of gain is of the gain. At low gains, when work as depicted in Figure 5.
With MODE pulled high, needed. While having 800 MHz the input level is high, input In this configuration, the rms
the ideal gain function is given bandwidth, its use is not limited overload can occur causing output voltage will be equal to
by the equation: to high frequency signal process- premature distortion. (1+n)63mVrms, where n=R1/
ing. Its accurate, temperature- The MODE pin controls R2. For the default set-point
Gain(db) = 37 s VGAIN – 14 stable and supply-stable linear- whether the gain of the part of 63mVrms, simply short R2
in-dB scaling will be valuable is an increasing or decreasing (direct connection from OUTP
With MODE low, the ideal wherever it is important to have function of the GAIN voltage. to DETI) and remove R1. Other
gain function is given by the a more dependable response to The ENBL pin is used to enable setpoints may be implemented
equation: the control voltage than is usu- or disable the part. When ENBL by calculating the ratio of R2/
ally offered by Voltage Variable is high, the part is enabled. With R1. For example, a 0 dBm AGC
Gain(db) = -37.5 s VGAIN + 24.8 Attenuators (VVAs). ENBL low, the part is disabled output corresponds to 222 mV
The input (INPT) and output and draws a fraction of the nor- rms. This is 3.5 times 63 mV
where VGAIN is expressed in Volts. (OUTP) of the AD8368 should mal supply current. rms. Therefore (1+n)=3.5 and
In addition to showing the be externally AC coupled to The DECL pin should be n=2.5. If we start with R1=100
gain-up and gain-down transfer prevent disrupting the DC lev- decoupled using a large capaci- 7 then R2=250 7. These val-
functions, Figure 2 also shows els on the chip. tor so that DECL acts as an ues can be further adjusted as
the error plot that reflects the As a function of the gain AC ground. The HPFL pin is needed.
deviation between the ideal voltage, the noise and distor- used to control the low-pass The AGC mode of operation
gain control transfer function tion characteristics are easily corner frequency of the out- requires that the correct gain
and real performance. From predicted since the AD8368 put offset correction loop. The direction is chosen. Specifically,
Figure 2, it is clear that the consists of a passive variable high pass corner frequency is the gain must fall as VAGC
gain control transfer function attenuator followed by a fixed inversely proportional to the increases to restore the needed
closely follows the ideal for gain amplifier. The input-re- HPFL bypass capacitor. balance against the set-point.
well over 30 dB. ferred noise increases in pro- Therefore, the MODE pin must
Figure 3 shows the effect of portion to the attenuation AGC Operation be pulled low.
temperature on the gain con- level. Figure 4 shows output As already noted, the AD8368
trol function at 140 MHz. To noise floor, as a function of may be used as an AGC ampli- Received Signal Strength
more closely examine the per- VGAIN for the MODE pin pulled fier, as shown in Figure 5. For Indicator (RSSI)
formance over temperature, the high. In receiver applications, this application, the accurate A valuable feature of using a
slope and intercept of the 25º the minimum NF should occur internal square-law detector is square-law detector is that the
C data is calculated over the at the maximum gain where employed. The output of this RSSI voltage is a true reflec-
linear part of the gain control the received signal presum- detector is a current that varies tion of signal power, and may
range. This provides a sim- ably is weak. At higher levels, in polarity depending on wheth- be converted to an absolute
ple linear model to compare a lower gain is needed, and er the rms value of the output is power measurement for any
with the actual response of the increased NF becomes less greater or less than its internally given source impedance. The
the AD8368. The comparison important. determined “set-point” of -11 AD8368 may be employed as a
8
777-0$)'%34#/- FEATURE ARTICLE 0!'% s !02),
Conclusion
The AD8368 is a high-per-
formance voltage-controlled
variable-gain amplifier/attenu-
ator with a 34 dB linear-in-dB
gain control range up to 800
MHz. The AD8368 operates
from a supply voltage of 4.5 to
5.5 V and consumes 54 mA of
current. It can be fully powered
down to <1mA by grounding
the ENBL pin. The AD8368 is
fabricated in Analog Devices’
proprietary SiGe SOI comple-
Figure 5: AGC Mode of Operation mentary bipolar IC process.
It is available in a 24-pin CSP
and operates over the industri-
al temperature range of –40º C
to 85º C. An evaluation board
is available upon request.
ANALOG DEVICES
9
RF Bonus Feature
Low Noise Amplifiers (LNA) Reduce the power, size, cost, and time-to-market
Part
Number
Freq Range Gain OIP3 P1dB NF Current Specs @
(MHz) (dB) (dBm) (dBm) (dB) (mA) (MHz)
Price of your designs
1
ADL5521 400 to 4000 15.3 35.3 22.5 0.82 65 1950 2.15 The Analog Devices family of RF amplifiers continues to grow. This means
ADL55231 400 to 4000 17.5 33.7 21.9 1.02 65 1950 2.15 your budget and time-to-market can shrink, thanks to the industry’s best
combination of power and performance for your 50 MHz to 6.0 GHz
Intermediate Frequency Amplifiers (IFA) wireless designs.
Part Freq Range Gain OIP3 P1dB NF Current Specs @
Price All of our RF amplifiers, including the new ADL5321 RF driver amplifier, are
Number (MHz) (dB) (dBm) (dBm) (dB) (mA) (MHz)
ADL55301 DC to 1000 16.8 37.0 21.8 3.0 110 190 1.56 fully specified over frequency, temperature, and supply voltage to minimize
ADL5531 20 to 500 20.9 41.0 20.4 2.5 101 70 2.25 the need for extensive device characterization. Every ADI RF amplifier offers
ADL5534
(Dual)
20 to 500 21 40.4 20.4 2.6 90 70 3.29 unique performance advantages such as higher linearity, lower noise, lower
supply current, internal active bias, and Class 1C ESD protection. Most offer
Gain Blocks additional features including internal matching and dual configurations.
Part Freq Range Gain OIP3 P1dB NF Current Specs @
Number (MHz) (dB) (dBm) (dBm) (dB) (mA) (MHz)
Price Across the entire RF and IF signal chain, wherever you need more
AD83531 1 to 2700 19.5 22.8 8.3 5.6 42 900 0.48 performance, greater integration, or lower solution costs, Analog Devices
AD83541 1 to 2700 19.5 19.3 4.8 4.4 25 900 0.48 is there. For more information about all of ADI’s solutions for RF designs,
ADL5541 50 to 6000 14.7 39.2 16.3 3.8 90 2000 1.65 call 1-800-AnalogD or visit www.analog.com/rfamps-ad.
ADL5542 50 to 6000 18.7 39.0 18.0 3.2 93 2000 1.65
Driver Amplifiers
Part Freq Range Gain OIP3 P1dB NF Current Specs @
Price
Number (MHz) (dB) (dBm) (dBm) (dB) (mA) (MHz)
ADL5320 400 to 2700 13.7 42.0 25.6 4.2 104 2140 2.55
New ADL5321 2300 to 4000 13.8 39.7 24.9 4.1 84 2600 2.55
ADL5322 700 to 1000 19.9 45.3 27.9 5.0 320 900 3.48
ADL5323 1700 to 2400 19.5 43.5 28.0 5.0 320 2140 3.48
1
3 V bias is also supported.
2
Includes external input match
RF amplifiers available in 8-lead LFCSP, 16-lead LFCSP, and SOT-89
All prices shown are $U.S. in 1k quantities. packages—from 6 mm 2 to 16 mm 2—with single/dual options
www.analog.com/rfamps-ad
10
0!'% s ./6%-"%2 FEATURE ARTICLE 777-0$)'%34#/-
D
esigners of high-pow- average ratio) to ensure spec-
er amplifiers (HPAs) tral mask and EVM compli-
used in CDMA2000 ance. This makes the accuracy
and W-CDMA base stations of the RF Power Measurement
encounter many challenges System critical to reducing the
in achieving accurate trans- cost and efficiency of an HPA.
mit power measurements. Not only do CDMA2000
Complications include high and W-CDMA modulation
peak-to-average ratios, peak- schemes have large peak-to-av-
to-average ratios that change erage values but also the peak-
with base station call load- to-average value changes with
ing, large operating tempera- the call volume of a particular
ture ranges, and large trans- base station. In CDMA2000
mit power ranges. Taking IS-95A, for example, the for-
advantage of accurate RMS ward link crest factor is 6.6
output power measurement dB for pilot only, and 12 dB
allows HPA manufacturers to for 64 channels (using no CF
reduce the maximum power reduction techniques). Large
for which they design. This Figure 1: The errors in a RMS-responding RF detector peak-to-average values cause
article describes several ways (AD8364) vs. a non-RMS-responding RF detector show the errors in non-RMS-responding
to accurately measure and effect of peak-to-average ratio on power detection. While RF power detectors. A modu-
control RMS power over tem- a non-RMS-responding RF detector (AD8318) exhibits lation scheme’s large peak-to-
perature. significant measurement error as the peak-to-average ratio average ratio can be calibrated
Complex modulation of its input signal varies, an RMS-responding RF detector out in production if it stays
schemes like CDMA2000 and (AD8364) is largely immune to changes in peak-to- constant but variation in the
W-CDMA have large peak-to- average ratio. peak-to-average ratio based
average ratios. For a given on the amount of users is
maximum average-output- more difficult to handle. This
power requirement, the max- requires keeping track of how
imum designed-for power many users are on the system,
requirement will generally tight control of which Walsh
increase (or the linearization codes are being used, and a
requirements increase) as the very large look up table in
peak-to-average value increas- order to know the peak-to-
es, due to base station spectral average ratio of the signal at
mask and EVM requirements. a particular time. A better
If the peaks of the modulated option is the use of a RMS-
signal are clipped, third order responding detector. Unlike
distortion will increase, caus- diode detectors or log amps,
ing the base station to fail its RMS-responding detectors are
spectral mask requirements. largely immune to variations in
Clipping the peaks of a modu- crest factors. Figure 1 shows
lated signal can also cause the error of a high performance
a loss of data, making the Log Amp (AD8318) compared
system fail its EVM require- to that of an RMS-responding
ments. Designing an HPA detector (AD8364) as a result
based on peak power trans- of the crest factor change (user
mission requirements is expen- Figure 2: The Analog Devices AD8364 output voltage and loading) in the TX section of a
sive but necessary. The added log conformance error vs. Pin (@ 450 MHz) shows very CDMA2000 IS-95A base sta-
expenses are due to both an little change when temperature is cycled from –40°C to tion. Note that the AD8318’s
increased cost in the electrical +85°C. This remains true for 30 devices taken from differ- output changes by 3.5 dB (or
components and a decreased ent production lots, even though the performance is slightly 86 mV) between CW and 64
efficiency of the HPA. There different over temperature. channel CDMA2000 IS-95A
is always a $/Watt associated and 2.4 dB between Pilot only
with the maximum designed and 64 channel CDMA2000
for power of an HPA and increases its operating cost. a HPA’s saturation point as IS-95A, while the AD8364’s
running a HPA well below its Reducing the maximum close as possible to the average output only changes by 0.1
saturation point is inefficient. designed-for power of an HPA transmitted power, but these dB (or 5 mV). A diode detec-
A decrease in efficiency will is important to HPA manufac- techniques are all limited by tor behaves similarly to a Log
increase the cost of an HPA turers. The closer an HPA’s the system’s ability to measure Amp, in that its output voltage
module because it increases saturation point can get to the output power. The maxi- changes with respect to the
the cost, size, and weight of its average power, the more mum designed-for power of crest factor of the detected sig-
the mechanical structure used efficient and cost effective the HPA needs to be increased nal. If a Log Amp were used
to dissipate the heat, reduc- the HPA will be. There are by the RF power measurement for power detection in this
es the HPA’s reliability, and many techniques used to get tolerance (including variation system, the 2.4 dB variation
11
0!'% s ./6%-"%2 FEATURE ARTICLE 777-0$)'%34#/-
12
777-0$)'%34#/- FEATURE ARTICLE 0!'% s ./6%-"%2
13
RF Bonus Feature
ADI covers the entire RF signal chain Precise gain control, high IP3, low noise—for a wide
Analog Devices is the only vendor that offers a
complete portfolio of RF ICs. Optimize performance variety of receiver applications
and simplify your designs with:
Why use two individual VGAs when the Analog Devices AD8376 digital VGA
ADL5521 and ADL5523 Low Noise Amplifiers gives you dual channels in 67% less space? Analog Devices’ industry-
400 MHz to 4 GHz low noise amps with the optimum
leading solution offers 50 dBm output IP3 on just 130 mA of current per
amount of gain and current consumption.
channel, providing unparalleled linearity and minimizing distortion. You
ADF4360-9 Integrated PLL and VCO with
Programmable Output Divider can maximize signal level prior to the ADC across a broad choice of IFs
Built-in VCO saves space and cost; 30 mA typical up to 400 MHz, while reducing your footprint with the AD8376’s compact,
current consumption.
5 mm 5 mm 32-lead LFCSP package. For applications requiring
ADL5541 and ADL5542 Broadband RF Gain Blocks
additional gain control range, such as upstream CMTS receivers, ADI’s
Operate from low frequencies up to 6 GHz; 50 internal
matching and bias circuitry reduces external components. AD8372 VGA offers 41 dB of range in 1 dB steps.
ADL5350 Low Frequency to 4 GHz High Linearity Mixer
For more information about Analog Devices RF VGAs, please call
Broadband RF, IF, and LO inputs allow it to be specified in
both receiver and transmitter signal paths. 800-AnalogD or visit www.analog.com/rf-vga.
AD6655 IF Diversity Receiver
Mixed-signal IF receiver comprising dual 14-bit, 80 MSPS
to 150 MSPS ADCs, and a wideband downconverter. Dual- and Single-Channel Digital VGAs
Gain Gain Supply
–3 dB Number Noise Gain Price
Part Low High Current OIP3
BW of Figure Accuracy Package @ 1K
Number End End @5V (dBm)
(MHz) Channels (dB) (dB) ($U.S.)
(dB) (dB) (mA)
www.analog.com/rf-vga
14
Semiconductor Highlight 23
M
any different standards for
wireless communications increase the amplitude of the received
equipment are in use today. signal, limiting the amount of gain that
Narrowband communication standards can be applied before saturating the
use stronger transmission in a small input of the ADC. In-band blockers
slice of bandwidth. Wideband stan- effectively limit the amplitude of the
dards use lower transmission power desired signal. If no blocker was pres-
across a larger bandwidth. Each stan- ent more gain could be applied to the
dard defines minimum performance signal to help overcome the noise floor
characteristics for receivers, and of the ADC.
includes specifications such as band- 2) Nonlinearities within the ADC
width, maximum signal level, and sensitivity. Figure 1. Receiver block diagram. will create intermodulation distortion products
GSM is one narrowband example; the channel within the desired signal band, thus negatively
bandwidth is 200 kHz. A GSM receiver must • Antenna. Selective to the spectrum of impacting spurious free dynamic range (SFDR)
have a minimum sensitivity of –104 dBm and interest — this provides some attenuation for performance. Intermodulation distortion occurs
be able to tolerate a –13 dBm signal at the out-of-band interference. when two frequencies mix together and create
antenna. In contrast, CDMA2000 is a wide- • Down-conversion. Translates the received signals at the sum and difference of the input
band standard that uses a 1.25 MHz band- signal to a lower frequency that can be ampli-
width. CDMA2000 receivers need to have a fied and converted to digital information. This
minimum sensitivity of –117 dBm/1.25 MHz can be accomplished with one or two mixing
and tolerate a maximum signal of –30 dBm at stages. A single mixer stage can reduce the sig-
900 kHz offset.1 nal’s center frequency from a few gigahertz to a
Wideband and narrowband communication couple hundred megahertz. A second mixer
standards can overlap in the crowded RF spec- stage can translate the signal down to tens of
trum, making it even more challenging to megahertz. Using a single mixer stage saves
design receivers that are immune to interfer- board space and the expense of the second
ence. Narrowband receivers can use narrow PLL, VCO, and filter. However, the higher IF
bandpass filters to remove interference, allow- requires an amplifier and analog-to-digital
ing them to amplify and then digitize only the converter (ADC) with very good performance
channel of interest. Unfortunately, designers of at high frequencies.
wideband and multicarrier receivers cannot use • VGA. A variable-gain amplifier is used to
this solution, because channel selection is per- adjust the gain of the circuit depending on the
formed after the signal is digitized. Therefore, received signal strength. Figure 2. ADC performance comparison between CDMA2000 input and
the entire spectrum must be digitized as cleanly • Anti-aliasing filter. Attenuates signals out- CDMA2000 input with blocker.
as possible to allow the digital signal processor side the band of interest.
(DSP) to remove the blockers in the digital Large-scale blockers interfere with convert- frequencies. For example, applying two tones to
realm. Wideband receivers must tolerate large ing the desired signal in two ways: the input of an ADC where F1=50 MHz and
narrowband signals within the band of interest 1. An ADC’s input range is specified as some F2=52 MHz, will create new signals at 2 MHz
without degrading the sensitivity of the receiver. amplitude, typically 1V or 2V peak-to-peak or (F1–F2), 102 MHz (F1+F2), 54 MHz (2F2–F1),
Although they cannot use filters to remove in- in terms of dBm. This input range limits how 48 MHz (2F1–F2), and so on. The amplitude of
band interference, wideband and multicarrier much gain the VGA can apply to the signal these new signals depends on the linearity of the
receivers will use Nyquist filters to remove out- before the ADC starts to distort or clip. An rms ADC and the amplitude of the input signals.
of-band interference. detector or log-amp is frequently used to The same phenomenon happens when a large
In the block diagram of a receiver (Figure 1), determine the amplitude of the composite sig- in-band blocker mixes with another blocker or
the analog portion of the receive signal chain nal, thus determining how much gain the VGA the desired signal. New signals, which can be
consists of: should apply in order to use the ADC’s full very close to the signal of interest, are created.
www.ECNmag.com • 09/2007
15
24 Semiconductor Highlight ADCs
Knowing these blockers can cause problems in calculate the effect of the ADC’s SNR and SFDR
receiver sensitivity, how does the engineer know on receiver sensitivity, the datasheet may not
that a design will meet the required specifications? specify ADC performance at the desired sample
There are a couple ways to do this (aside from trial rate and input frequency. New simulation soft-
and error). The ADC’s signal to noise ratio (SNR) ware makes it possible to quickly and easily eval-
and SFDR performance can be used to calculate uate different ADCs with real-world signals, ulti-
the effect of in-band blockers on a receiver. The mately reducing design risk.
ADC performance will be specified for different
sample rates and input frequencies, which may References
1
not match your application. These specifications AN-808 “Multicarrier CDMA2000 Feasibility”, Brad
are measured with pure sine wave inputs as Brannon and Bill Schofield. ©2006
opposed to the signals received from an antenna.
Alternatively, a software package such as Analog “Correlating high-speed ADC performance to multi-
carrier 3G requirements”, Brad Brannon, RF Design,
Devices’ (ADI) VisualAnalog can simulate ADC
June 2003, pp. 22-28.
performance with a real-world waveform and any
sample rate. Pamela Aparo is a marketing manager in the
Figure 3. VisualAnalog canvas used to analyze the effect of a blocker
The tool’s drag-and-drop GUI allows circuit High Speed Converters Group at Analog Devices,
on ADC performance.
creation from functional blocks. It can create Inc. Pam has worked in marketing and applications
complex waveforms, import waveform data, and VisualAnalog canvas to evaluate the AD9246, a roles with ADI for seven years. Prior to ADI, she
customize FFT analysis to quickly determine if a 14-bit 125 Msps ADC. By creating a signal similar applied her engineering degree to medical applica-
specific ADC will meet the performance specs for to a CDMA2000 waveform with and without an tions working for Baystate Medical Center and OEC
a given communication standard. ADI’s ADC in-band blocker we can use the tool to analyze Medical Systems. Pam earned a BSEE from the
models account for the effects of clock jitter, tran- the ADC’s performance. This same canvas file University of Connecticut. Michael Sink is an appli-
sitions between stages inside the part, the droop (Figure 3) can be easily modified to accept anoth- cations engineer in the High Speed Converters Group
rate of the sample and hold capacitors of the er waveform (W-CDMA, GSM900) or evaluate a at Analog Devices. He has been with ADI for five
ADC input, and ultimately the SNR and SFDR different ADC using another ADC model. years. Michael earned a BSEE from North Carolina
performance over frequency and sample rate. State University. For more information, contact
Using this tool, ADC performance can be simu- Conclusion Analog Devices, One Technology Way, Box 9106,
lated with any input signal — including a com- Wideband communication standards such as Norwood, MA 02062-9106; (800) 262-5643;
plex waveform like CDMA2000. CDMA2000 require receivers that can tolerate www.analog.com.
Figure 2 shows the results of using a large in-band blockers. Although it is possible to
16
3OFTWARE 2ADIO
#ONVERTER PERFORMANCE APPROACHES
SOFTWARE
DElNED RADIO REQUIREMENTS
7HILE MOST OF THE TECHNICAL BOTTLENECKS TO REALIZING TRUE SOFTWARE
DElNED RADIO
CAN BE FOUND IN THE LINEAR AND MIXED
SIGNAL PROCESSING COMPONENTS RECENT
TRENDS IN !$#S AND $!#S HAVE MOVED THEIR LEVELS OF PERFORMANCE ONE STEP
CLOSER TO ACHIEVING THAT GOAL
"Y "RAD "RANNON
6SXU%:3URGXFW
VRIWZDUH UDWKHU WKDQ KDUGZDUH WKHUHE\ HQDEOLQJ WKH WUDQVFHLYHU WR
SURFHVVPXOWLSOHVWDQGDUGVHLWKHULQVHTXHQFHRULQSDUDOOHO%\WKH
PLGVVHPLFRQGXFWRUWHFKQRORJ\KDGUHDFKHGWKHSRLQWZKHUH
FRPPHUFLDOLQWHUHVWVGUHZWKHVHVDPHFRQFOXVLRQVDQGEHJDQVHHNLQJ
WHFKQRORJ\VSHFL¿FDOO\IRUWKLVSXUSRVH
)URPDEXVLQHVVSRLQWRIYLHZFHOOXODUDQGRWKHUDGYDQFHGFRQVXPHU
ZLUHOHVVJURZWKIXUWKHUVWUHQJWKHQHGWKHGHPDQGIRUVRIWZDUHGH¿QHG
UDGLR6'5WHFKQRORJ\:KLOHWKHUHLVVWLOODJDSLQWKHUHTXLUHGOHYHO
RISHUIRUPDQFHIRUDJHQHULF6'5SODWIRUPPDQ\FRPPXQLFDWLRQV
DSSOLFDWLRQVKDYHEHHQVORZO\DGRSWLQJYDULRXVDVSHFWVRI6'57KHVH <HDU
LQFOXGHGLJLWDOIXQFWLRQVVXFKDVWKHPRGHPDQGXVDJHRI,QWHUQHW
SURWRFRO,3IRUVWUHDPLQJRIUHDOWLPHFRPPXQLFDWLRQVGDWD%RWK &IGURE )NDUSTRY IMPROVEMENTS TO !$# 3&$2
BANDWIDTH PRODUCTS BY YEAR
RI WKHVH FDQ EH FKDQJHG LQ UHDO WLPH DV WKH UHTXLUHPHQWV GLFWDWH
)XUWKHUPRUHWKHDQDORJIXQFWLRQDOLW\RIWKHWUDQVFHLYHUVKDVEHJXQ 0ERFORMANCE BOTTLENECKS
HYROYLQJLQWRDVWUXFWXUHWKDWFDQVLPXOWDQHRXVO\SURFHVVHQWLUHEDQGV &RQYHUWHU VSHFL¿FDWLRQV HQFRPSDVV PDQ\ LPSRUWDQW GLPHQVLRQV
RUIUHTXHQF\DOORFDWLRQV7KHUHVXOWLVDWUDQVFHLYHUWKDWFDQFKDQJH RI SHUIRUPDQFH ,Q DGGLWLRQ WR QRLVH DQG GLVWRUWLRQ DV SUHYLRXVO\
PRGXODWLRQFKDUDFWHULVWLFVZLWKRXWSK\VLFDOKDUGZDUHFKDQJHVSRWHQ RXWOLQHG RWKHU UHTXLUHPHQWV VXFK DV VDPSOH UDWH DQG EDQGZLGWK
WLDOO\KDQGOLQJPXOWLSOH5)VLJQDOVDWWKHVDPHWLPH7KHLPSRUWDQFH DUHLPSRUWDQW6DPSOHUDWHVQHHGWRDGHTXDWHO\PDWFKWKHDSSOLFDWLRQ
RIWKLVLVWKDWDVVWDQGDUGVHYROYHWKHKDUGZDUHFDQUHPDLQWKHVDPH EDQGZLGWKV WR VDWLVI\ 1\TXLVW %H\RQG WKLV RYHUVDPSOLQJ FDQ EH
ZLWK RQO\ WKH VRIWZDUH EHLQJ XSGDWHG ,QGHHG WKH YDOXH DGGHG LV LPSRUWDQW DV D ZD\ WR GULYH GRZQ QRLVH GHQVLW\ EXW LV QRW VWULFWO\
PRUHRIWHQWKDQQRWLQWKHVRIWZDUHQRWLQWKHKDUGZDUH QHFHVVDU\ SURYLGHG 1\TXLVW LV VDWLV¿HG &XUUHQW VDPSOH UDWHV DQG
7KHGHPDQGIRU6'5JRHVEH\RQGPLOLWDU\DSSOLFDWLRQVWRWKHKHDUW DGYDQFHVLQVDPSOHUDWHDUHRQWUDFNZLWKGHPDQGV%DQGZLGWKRQ
RIHYHU\GD\FRPPXQLFDWLRQV6WDQGDUGVVXFKDV*60*:L0$; WKHRWKHUKDQGLVDOZD\VOHVVWKDQUHTXLUHG1HZV\VWHPVDUHDOZD\V
DQGIXWXUHVWDQGDUGVDUHFRQVWDQWO\HYROYLQJ7KLVGULYHVDFKXUQRI ORRNLQJIRUWKHDELOLW\WRVDPSOHLQWKHFDVHRIWKH$'&RUV\QWKH
RSHUDWLQJHTXLSPHQWDWDWLPHZKHQRSHUDWRUVDUHWU\LQJWRFRQWDLQ VL]HLQWKHFDVHRIWKH'$&KLJKHUIUHTXHQFLHV²QRWRQO\IRUKLJKHU
FDSLWDOH[SHQVHV2WKHUVWDQGDUGVEH\RQGFHOOXODUDUHDOVRFKDQJLQJ ,)VEXWDOVRIRUGLUHFW5)VDPSOLQJDQGV\QWKHVLV'LUHFW5)VDPSOLQJ
LQFOXGLQJYLGHREURDGFDVWFDEOHDQGVDWHOOLWHDQGDXGLRVHUYLFHV$0 PD\ZHOOEHWKHNH\WRJUHDWO\VLPSOL¿HGV\VWHPVDQGORZHUFRVW
)0 +' UDGLR DQG VDWHOOLWH VWDQGDUGV (TXLSPHQW WKDW FDQ HYROYH 2SHUDWLQJGDWDFRQYHUWHUVDWKLJKDQDORJIUHTXHQFLHVFRPHVZLWK
DVWKHVWDQGDUGVGRLVKLJKO\YDOXHGDWDQLQGXVWULDOOHYHODVZHOODV DSHQDOW\1RLVHDQGGLVWRUWLRQSHUIRUPDQFHLVSUHGLFWDEO\ZRUVHGXH
DFRQVXPHUOHYHO WRFORFNMLWWHUDQGOLPLWHGVOHZUDWH0XFKRIWKHLQQRYDWLRQRYHUWKH
'HVSLWH WKH TXLHW DGRSWLRQ RI NH\ WHFKQLTXHV RI 6'5 WKDW ZDV ODVW GHFDGH RI KLJKVSHHG FRQYHUWHU GHYHORSPHQW KDV IRFXVHG RQ
DFFHOHUDWHG E\ '63 DQG )3*$ GHYHORSPHQWV DQDORJ SHUIRUPDQFH LPSURYLQJWKHRSHUDWLRQRIFRQYHUWHUVDWKLJKHUDQDORJIUHTXHQFLHV
JDSVSUHYHQWIXOODGRSWLRQDQGXVDJHRI6'5LQPDQ\FRPPRQDSSOL 6R IRU H[DPSOH ZKLOH 6)'5 KDV QRW LPSURYHG VLJQL¿FDQWO\ RYHU
FDWLRQV:KLOHH[DFWUHTXLUHPHQWVGHSHQGRQWKHDSSOLFDWLRQDQGGHVLJQ WKHODVW\HDUV>@LQSXWEDQGZLGWKKDV$VDUHVXOWFRQYHUWHUVDUH
DVVXPSWLRQVWKHNH\UHTXLUHPHQWVDUHLPSURYHGQRLVHSHUIRUPDQFHDQG QRZDYDLODEOHWKDWJLYH,)SHUIRUPDQFHWKDWRQFHZDVDYDLODEOHRQO\
KLJKHULQWHUPRGXODWLRQDQGVSXULRXVSHUIRUPDQFH:KLOH5)DQGOLQHDU DWEDVHEDQGRUORZIUHTXHQFLHV)LJXUHVKRZVWKHFRPELQHGLPSURYH
GHYLFHVKDYHLPSURYHGUDSLGO\LQUHFHQW\HDUVZLWKWKHLQWURGXFWLRQ PHQW LQ$'& EDQGZLGWK DQG 6)'57KLV FKDUW FOHDUO\ VKRZV KRZ
RI*D$V6L*HDQGRWKHUDGYDQFHGSURFHVVHVPL[HGVLJQDOGHYLFHV SHUIRUPDQFHIRU,)VDPSOLQJFRQYHUWHUVFRQWLQXHVWRLPSURYH
VXFKDV$'&VDQG'$&VKDYHQRWLPSURYHGTXLWHDVIDVW)RU$'&V 0RVW KLJKVSHHG$'&V XVH D FDSDFLWRU WR VDPSOH WKH LQSXW VLJ
DQG'$&VDOLNHWKHUHTXLUHPHQWVDUHIRFXVHGRQQRLVHDQGGLVWRUWLRQ QDO 'RLQJ VR FUHDWHV D QDWXUDO ¿OWHU FRPSRVHG RI D UHVLVWRU HTXDO
:KLOH$'&V PRVW RIWHQ IRFXV RQ 615 DQG VSXULRXVIUHH G\QDPLF WRWKHRQUHVLVWDQFHRIWKHVDPSOHVZLWFKDQGWKHVDPSOHFDSDFLWRU
UDQJH 6)'5 '$&V DUH RIWHQ VSHFL¿HG E\ QRLVH VSHFWUDO GHQVLW\ $'& EDQGZLGWK LV WKHUHIRUH OLPLWHG E\ WKH VL]H RI WKH FDSDFLWRU
16'DGMDFHQWFKDQQHOOHDNDJHUDWLR$&/5RUDGMDFHQWFKDQQHO DV VKRZQ LQ (TXDWLRQ 0DNLQJ WKH FDSDFLWRU VPDOOHU PDNHV WKH
SRZHUUDWLR$&35 FLUFXLW HDVLHU WR GULYH LQFUHDVLQJ WKH EDQGZLGWK DQG LPSURYLQJ
WWWRFDESIGNCOM !PRIL
17
16'GE)6+]
GE)6
<HDU <HDU
&IGURE )NDUSTRY REDUCTIONS IN !$# NOISE SPECTRAL DENSITY BY YEAR &IGURE 7HILE IMPROVEMENTS TO $!# 3&$2 HAVE RECENTLY TAPERED
PERFORMANCE IS WELL ABOVE THE n D"&3 NEEDED TO MEET TYPICAL EMISSIONS
REQUIREMENTS
WKHVSXULRXVSHUIRUPDQFH
HT
"7!$# t
#
ZKHUH%:LVWKHFRQYHUWHUEDQGZLGWK7KLVFUHDWHVDQLQWHUHVWLQJ
WUDGHRII,QDGGLWLRQWRLPSURYHGVSXULRXVSHUIRUPDQFHDQGDZLGHU
LQSXWEDQGZLGWKWKHFLUFXLWDOORZVPRUHQRLVHWRSDVVWRWKHVDPSOH
16'GEP+]
FDSDFLWRU7KLVUHVXOWVLQDORZHU$'&615GXHWRLQFUHDVHGLQSXW
QRLVHDVVKRZQLQHTXDWLRQ
K4
NOISE!$# t HT
#
'HVSLWHWKLV615KDVUHPDLQHGUHODWLYHO\ÀDWZKLOHLQSXWEDQGZLGWK
KDVLQFUHDVHGXQWLOUHFHQW\HDUVDVQRWHGLQUHIHUHQFH&RQYHUWLQJ
615WR16'E\GLVWULEXWLQJWKHQRLVHRYHUWKH1\TXLVWEDQGZLGWK
JHQHUDWHV D NH\ SDUDPHWHU XVHG E\ V\VWHP GHVLJQHUV 7KH 16' RI
KLJKVSHHGFRQYHUWHUVVKRZVFRQVLVWHQWLPSURYHPHQWRYHUWLPHDQG <HDU
UHVXOWVLQDVWHDG\JURZWKRIDERXWG%+]SHU\HDU7KLVWUDQVODWHV &IGURE )MPROVEMENTS TO $!# NOISE SPECTRAL DENSITY HAVE MADE THE $!#
LQWRLPSURYHGUHFHLYHVHQVLWLYLW\DQGUHVXOWVLQPRUHXVDEOHG\QDPLF MUCH LESS OF A BOTTLENECK TO REALIZING TRUE 3$2 THAN THE !$#
UDQJHLQWKH6'5GHVLJQ
'HYLFHV VXFK DV WKH$' DQG$' DUH GHVLJQHG WR SURYLGH
2EQUIRED 3&$2 PERFORMANCE DGYDQFHQRWLFHVRWKDWORRSVFDQUHVSRQGEHIRUHVLJQDOLQWHJULW\LVORVW
:KDW LV QHHGHG IURP D ZLGHEDQG KLJKVSHHG $'& LQ RUGHU WR RUEHIRUHWKHLQSXWVDUHGDPDJHG
LPSOHPHQW6'5LQDJHQHUDODSSOLFDWLRQ"7KLVLVJDWHG*60ZKLFK )URP D '$& SHUVSHFWLYH WKH NH\ UHTXLUHPHQWV DUH 16' DQG
LVJHQHUDOO\FRQVLGHUHGWREHWKHPRVWGHPDQGLQJDSSOLFDWLRQ7KLV VSXULRXVSURGXFWVVSHFL¿FDOO\WKRVHIRUFRQWLQXRXVZDYH&:$&35
KDSSHQV WR EH D JRRG UHIHUHQFH SRLQW EHFDXVH WKH UHTXLUHPHQWVIRU RU$&/57RPHHWHPLVVLRQVUHTXLUHPHQWVVSXULRXVSURGXFWVW\SLFDOO\
*60DUHVLPLODUWRWKDWRIDEURDGFDVW)0UHFHLYHULQWHUPVRIEDQG QHHGWREHDERXW±G%)6)LJXUHVKRZVWKDWWKLVLVQRWDSUREOHP
ZLGWKVHQVLWLYLW\DQGUHMHFWLRQRIEORFNHUV7KHVHWZRZRXOGQHYHU IRU FXUUHQWJHQHUDWLRQ '$&V 1RLVH RQ WKH RWKHU KDQG FDQ EH DQ
EHLPSOHPHQWHGWRJHWKHUEXWWKH\UHSUHVHQWWZRGLIIHUHQWDSSOLFDWLRQV LVVXH%HFDXVH6'5DSSOLFDWLRQVWHQGWREHZLGHEDQGLQQDWXUHWKH
WKDWSRVVHVVVLPLODUUHTXLUHPHQWV RXWSXWRIWKHSRZHUDPSOL¿HUPXVWDOVREHZLGHEDQG,QDGGLWLRQLI
)URP SULRU DQDO\VLV>@ 16' IRU *60 PXVW EH RQ WKH RUGHU RI WKHV\VWHPHPSOR\VGLJLWDOSUHGLVWRUWLRQWKHRXWSXWEDQGZLGWKPXVW
± G%P+] RU DERXW GHFLEHOV IXOO VFDOH G%)6 IURP D EHDVZLGHDVWKHVSXULRXVSURGXFWVEHLQJFRUUHFWHG7KHUHIRUHDQ\
W\SLFDOKLJKVSHHGFRQYHUWHU6SXULRXVSHUIRUPDQFHQHHGVWREHDERXW QRLVHJHQHUDWHGLQWKHV\VWHPZLOOEHDPSOL¿HGDQGSUHVHQWHGDWWKH
± G%)6 )URP )LJXUHV DQG LW LV DSSDUHQW WKDW WKH UHTXLUHG RXWSXW([FHVVQRLVHLQWKH'$&ZRXOGEHSDVVHGWRWKHDQWHQQDDQG
OHYHO RI SHUIRUPDQFH LV QRW \HW DYDLODEOH +RZHYHU LW LV FOHDU WKDW WUDQVODWHG DV H[FHVV 5) QRLVH 7KHUHIRUH V\VWHP QRLVH LQFOXGLQJ
WKHWUHQGLVLQWKHULJKWGLUHFWLRQDQGWKDWWKHUHTXLUHGSHUIRUPDQFH WKDWRIWKH'$&PXVWEHPLQLPDO&XUUHQWVWDWHRIWKHDUWPRGXOD
VKRXOGEHDYDLODEOHLQWKHQH[WJHQHUDWLRQRUVR,QWKHPHDQWLPH WRUVXVHGLQGLUHFWODXQFKWUDQVPLWKDYHDERXW±G%PRUEHWWHU
SURGXFWV VXFK DV WKH $' ELW 0VSV SLSHOLQHG $'& RXWSXWQRLVHGHQVLW\,GHDOO\WKH'$&VKRXOGEHDWWKLVOHYHORUEHORZ
ZLOO ¿QG XVH LQ PDQ\ KLJKSHUIRUPDQFH DSSOLFDWLRQV ,Q RWKHU WRSUHYHQWDVLJQL¿FDQWLQFUHDVHWRRYHUDOOV\VWHPQRLVH)URP)LJXUH
DSSOLFDWLRQV KLJKHU OHYHOV RI LQWHJUDWLRQ DUH VRXJKW 3URGXFWV VXFK '$&QRLVHLVFOHDUO\EHORZWKDWRIPRGXODWRUVDQGPL[HUV%DVHG
DVWKH$',)GLYHUVLW\UHFHLYHURIIHUKLJKSHUIRUPDQFHUHFHLYHU RQ FXUUHQW WHFKQRORJ\ '$&V DUH PXFK OHVV D ERWWOHQHFN WR 6'5
IXQFWLRQV LQFOXGLQJ $'&V DORQJ ZLWK GLJLWDO WXQHUV DQG SRZHU WKDQDUH$'&V
GHWHFWLRQ WR DLG LQ $*& ORRS FRQVWUXFWLRQ %HFDXVH RI WKH ZLGH
G\QDPLF UDQJH UHTXLUHG IRU 6'5 V\VWHPV $*& LV YHU\ FULWLFDO /THER IMPROVEMENTS
2QRQHVDPSOHWKHLQSXWVLJQDOVPD\EHQHDUWKHQRLVHÀRRU7KHQ ,QDGGLWLRQWRWKHVHLPSURYHPHQWVRWKHUIDFWRUVQRWRQO\HQKDQFH
ZLWKLQ D IHZ VDPSOHV WKH LQSXW LV GULYHQ IDVW WRZDUGWKHIXOO VFDOH SHUIRUPDQFH EXW DOVR LPSURYH XVDELOLW\ ,QWHJUDWLRQ LV SOD\LQJ D
RI WKH FRQYHUWHU $Q $*& ORRS LV W\SLFDOO\ UHTXLUHG WR PDLQWDLQ VLJQL¿FDQW IDFWRU LQ VWDQGDUG SURGXFW FRQYHUWHU HQKDQFHPHQWV
WKHODUJHVWVLJQDOSRVVLEOHRQWKHLQSXW\HWPXVWDOVRUHVSRQGWRVXG 5HFHQW \HDUV KDYH VHHQ DGGHG GLJLWDO IXQFWLRQV LQ $'&V DQG
GHQLQFUHDVHVLQVLJQDOOHYHOWRSUHYHQWFOLSSLQJRIWKHUHFHLYHULQSXW '$&V1RWXQFRPPRQLQFRQYHUWHUVDUHGLJLWDO¿OWHUVLQWHUSRODWRUV
WWWRFDESIGNCOM !PRIL
18
-AIN 2ECEIVE 3IGNAL 0ATH
&REQUENCY
!NTENNA
3OFTWARE
0ROCESSING IN
$IVERSITY 2ECEIVE 3IGNAL 0ATH &0'! OR $30
4RANSMIT 3IGNAL 0ATH -ODULATOR
,0& $!#
-#0! 0RE
!-0 6'!
!$
,0& $!#
0OWER $ETECT #ONTROL
4X 3YNTHESISER
-IXER
!44%. !$#
&IGURE 4YPICAL 3$2 TRANSCEIVER ARCHITECTURE
GHFLPDWRUV QXPHULFFRQWUROOHG RVFLOODWRUV 1&2V DQG RWKHU OHYHOV RI LQWHJUDWLRQ RI WKHVH FRQYHUWHUV DUH LQFUHDVLQJ QRW RQO\ WR
IXQFWLRQVWKDWDLGLQUHFHLYHDQGWUDQVPLWRSHUDWLRQV1&2VDQGGLJLWDO VLPSOLI\ GHVLJQV EXW DV D PHDQV WR LPSURYH SHUIRUPDQFH RI WKH
¿OWHUVDLGQRWRQO\LQWKHFKDQQHOL]DWLRQRIWKHVLJQDOVEXWIDFLOLWDWH FRQYHUWHU DV ZHOO DV LQ WKH V\VWHPV LQ ZKLFK WKH\ UHVLGH 1H[W
EORFN FRQYHUVLRQ )RU H[DPSOH 1&2V LQ D '$& ZKHQ FRPELQHG JHQHUDWLRQ FRQYHUWHUV ZLOO FORVH WKH JDS LQ SHUIRUPDQFH DV ZHOO
ZLWKLQWHUSRODWLRQDOORZWKHRULJLQDOEDVHEDQGVLJQDOWREHWUDQVODWHG DVIXQFWLRQDOLW\2&$
DQ\ZKHUHLQWKH1\TXLVWEDQGRIWKHLQWHUSRODWHGVDPSOHUDWHLQVWHDG
RI EHLQJ FRQ¿QHG E\ WKH RULJLQDO VDPSOH UDWH 1HZ SURGXFWV VXFK 2EFERENCES
DVWKH$'ELW0+]'$&DUHDYDLODEOHZLWKVDPSOHUDWHV 6WDWHRIWKH$UWLQ$'&VZZZFRQYHUWHUUDGLRFRP
LQWKHJLJDKHUW]UDQJHDOORZLQJV\QWKHVLVRIYHU\KLJK,)DQGLQVRPH 0XOWLFDUULHU*605HTXLUHPHQWVZZZFRQYHUWHUUDGLRFRP
FDVHV GLUHFW5) V\QWKHVLV RI WUDQVPLWWHG VLJQDOV 6LPLODU IHDWXUHV
H[LVW RQ $'&V $Q RQFKLS 1&2 DQG GHPRGXODWRU FDQ EH XVHG
WR WUDQVODWH DQ DUELWUDU\ ,) VLJQDO WR EH GRZQVDPSOHG WR D GLJLWDO
EDVHEDQG VLJQDO %HFDXVH WKH RULJLQDO VLJQDO LV ,)VDPSOHG DQG
GLJLWDOO\FRQYHUWHGWREDVHEDQGQRTXDGUDWXUHHUURURUGFRIIVHWHUURU
LVLQWURGXFHG
$QDGGLWLRQDOEHQH¿WWRRQFKLSGHFLPDWRUVRQ$'&VDQGLQWHUSROD
WRUVRQ'$&VLVWKDWWKHH[WHUQDOLQWHUIDFHVSHHGFDQEHFRQVLGHUDEOH
ORZHUHG 7KLV DOORZV VORZHU ORJLF IDPLOLHV WR EH XVHG DQG UHGXFHV
VZLWFKLQJ VSHHG UHTXLUHPHQWV UHVXOWLQJ LQ ORZHU RYHUDOO QRLVH DQG
VSXULRXVJHQHUDWHGLQWKHGDWDFRQYHUWHUVDQGLQWKHOD\RXWVXUURXQG
!"/54 4(% !54(/2
LQJWKHP7KHQHWUHVXOWVDUHRIWHQEHWWHUSHUIRUPDQFHRIWKHRYHUDOO
V\VWHP %UDG%UDQQRQLVDV\VWHPVDSSOLFDWLRQVHQJLQHHUIRUWKH+LJKVSHHG
:KLOH D JHQHULF 6'5 VROXWLRQ LV QRW \HW DYDLODEOH IRU FRPSOHWH FRQYHUWHUVJURXSRI$QDORJ'HYLFHV+HKDVEHHQZLWK$',VLQFH
WUDQVFHLYHUVPDQ\RIWKHDVSHFWVDUHEHLQJDGRSWHGLQQHZWUDQVFHLYHU DQGVSHFLDOL]HVLQDQDORJWRGLJLWDOFRQYHUWHUVDQGZLUHOHVV
GHVLJQV 'HVSLWH FXUUHQW ERWWOHQHFNV WKH SHUIRUPDQFH FXUYHV VKRZ V\VWHPV+HJUDGXDWHGIRU1&6WDWHZLWKD%6LQHOHFWULFDOHQJL
WKDW FRQYHUWHU SHUIRUPDQFH KDV VWHDGLO\ LPSURYHG DQG LV ZLWKLQ D QHHULQJLQ
JHQHUDWLRQRUWZRRIPHHWLQJWKHUHTXLUHGOHYHOV$WWKHVDPHWLPH
WWWRFDESIGNCOM !PRIL
19
RF Bonus Feature
320 ns 0.25 2.9 mm 2.8 mm, Low power, low cost rms
AD8361 100 to 2500 30 Linear-in-volts 2.7 to 5.5 1
6-lead SOT-23 detector
AD8362 >0 to 3800 60 Linear-in-dB 45 ns 1.0 4.5 to 5.5 20 5 mm 6.4 mm, Wireless infrastructure
16-lead TSSOP
AD8363 >0 to 6000 >50 Linear-in-dB 0.5 4.5 to 5.5 66 4 mm 4 mm, Broadband
8 s
16-lead LFCSP
AD8364 >0 to 2700 60 Linear-in-dB 45 ns 0.5 4.5 to 5.5 70 5 mm 5 mm, Dual-channel rms detector
32-lead LFCSP
AD45102 50 to 3800 60 Linear-in-dB 45 ns 1.0 4.5 to 5.5 20 5 mm 6.4 mm, Operation to 125°C
16-lead TSSOP
20
-ICROWAVE-ILLIMETER
7AVE 4ECHNOLOGY
#ALIBRATION AND TEMPERATURE
COMPENSATION
TECHNIQUES USING AN RMS
RESPONDING 2&