Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

Ec3352 - Digital Systems Design Set I - Iat2

Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 2

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

INTERNAL ASSESMENT TEST –II (SET I)


SUBJECT CODE/NAME : EC3352 DIGITAL SYSTEMS DESIGN DATE :
BRANCH / SEMESTER : II ECE / III TIME :
ACADEMIC YEAR : 2023-24 MARK : 50
CO2: Design various combinational digital circuits using logic gates.
CO3: Analyse and design asynchronous sequential circuits.
BLOOM'S TAXONOMY
Remembering Applying Evaluating
Understanding Analyzing Creating

PART A (5 x 2 = 10 marks)
CO2 R 1. Define Combinational Circuits? (2)
CO2 U 2. What is a Full Adder? (2)
CO2 R 3. List out the various applications of Multiplexer? (2)
CO3 U 4. Differentiate Flipflop & Latches (2)
CO3 C 5. Write down the characteristic’s equation for JK & T Flipflop. (2)

PART B (2 x 13= 26 marks)


CO2 a) What is Multiplexer? With a neat Logic diagram explain in detail function of 8:1
Multiplexer? (OR)
U
6. (13)
CO3 R b) Define Register & explain the working principle of SISO?

CO2 U a) Explain in detail about the function of Parity Generator / Parity Checker. (OR)

7. (13)
CO2 U b) What is Encoder? Explain the function of Priority Encoder.
PART C (1x 14 = 14 marks)
CO2 U a) With a neat diagram explain in detail about the working principle of a 4-bit
look ahead carry adder. (OR)
(14)
CO2 U b) Explain in detail about the working principle of Seven Segment Display
8. Decoder.

Prepared by Verified by Approved by

You might also like