Postlab-2 Eee201
Postlab-2 Eee201
Postlab-2 Eee201
Exp-02
Submitted To:
Dr. M. Ryyan Khan, Associate Professor,
Department of EEE, EWU
……………………………….PreLab………………………………………
……………………………….Post Lab…………………………………….
Objective : The objective is to simulate simple AC circuits in LTspice
to analyze and verify the theoretical calculations of voltages and currents
across resistive, capacitive, and inductive components at 100Hz
frequency.
Circuit drawing
Figure:-1
Simulated Values
Table-01:
Signal 1 Signal 2 Measure Δt Δθ=360*Δt*f Lead/Lag ?
V1 I 775.57µs 27.92° V lead
V(R) I 0 0° No one lead or lag
V(C) I 2.348ms 84.52° I lead
V(L) I 2.547us 0.091692° V(L)lead
Table-02:
Signal RMS value
V1 7.07V
V(R) 6.22V
V(C) 1.21V
V(L) 4.22V
Table-03:
I max 1.01A
Questions Answer
Q-1:
Total voltage V = 10 ∠0 R= 9 Ω
L =10mH C = 1mF
ω=2*π*100 rad/s= 200 π rad/s.
From theoretical part,
Z(L)= jωL = j*200π*10*10^-3 =j6.28 Ω.
Z(C) =-j/ωc= -j/200π*1*10^-3 = -j 1.59 Ω.
Total impedance,
Z = R+j(XL-XC) = 9+j (6.28-1.59)Ω =10.15∠27.54°Ω
From experimental part,
Total voltage V = 10 ∠0 volt ,
We can see phase difference of I is 27.92°and I=0.92989A.
Current (I) phasor form I=0.92989∠-27.92°A.
Z’=10 ∠0/0.92989∠-27.92°=10.75∠27.92° Ω
Q-4:
Now calculate the the power dissipated by the resistance from
R=9Ω
P = Im^2*R/2 = ((0.929*0.929)*9)/2 = 3.88 Watt.
We can see Ques no -3:
S= 4.104+j2.17 VA
P*=4.104W
Δθ=360*163.5*10^-6*1000=58.86°.
So, Voltage signal from the resistance is leading and Voltage signal
from the source is lagging.
…………………………………………………………………………….