Semiconductor Back Grinding
Semiconductor Back Grinding
Semiconductor Back Grinding
The silicon wafer on which the active elements are created is a thin
circular disc, typically 150mm or 200mm in diameter. During diffusion
and similar processes, the wafer may become bowed, but wafers for
assembly are normally stress relieved and can be regarded as flat.
Frequently there will be a departure from roundness, with a flat or notch
indicating crystal orientation.
A typical wafer supplied from the ‘wafer fab’ is 600–750µm thick. This
thickness is determined by the stresses during processing, and the
requirements for handling robustness. However, for most IC assembly
uses the wafer thickness is reduced to around 50% of this, partly for
mechanical reasons, but also to improve thermal transfer. Dice for other
applications are frequently thinner:
In the past, the slice would be waxed onto a support, and its reverse
lapped. Current practice is to use vacuum or an adhesive tape to secure
the wafer to the chuck, and reduce the thickness by grinding.
In a practical machine, water is used to cool the wafer, and the thickness
reduction is accomplished in two or three passes. Often the chuck will be
designed to traverse between two wheels, one with coarse and one with
fine grit.
Stresses applied during encapsulation may crack the die and cause other
stress-related failures. Optimised wafer strength is needed to ensure
reliability during both fabrication and packaging. However, grinding
anything inevitably leaves flaws on its surface, which can weaken both
the wafer and the individual dice sawn from it. Given thermal or
mechanical stress, these flaws may then spread into active regions, and
may crack the die. Experiments have shown that there are significant
differences in the degree of damage between normal grinding practice
and an optimised process.
Even after careful grinding, there will still be some damage to the wafer.
This can be divided into two layers: the top layer, typically 5–7µm thick,
is full of micro-cracks, which cause warpage and stress in the wafer; the
second layer, 50–70µm thick, contains crystal dislocations, which cause
degradation of some electrical properties.
At least the top layer is usually removed by etching away perhaps 10–
20µm of material, leaving a smooth but not polished finish, a process
often referred to as ‘SEZ-etch’ after the equipment used.
If possible. probe testing is carried out after the back grinding operation.
This ensures that parts damaged by the process are not transferred to
bonding.
Source : http://www.ami.ac.uk/courses/topics/0265_sbg/
index.html