Ahmed Mohamed Ahmed Morsy DR / Hazem Hassan ENG / Sherry Heshmat
Ahmed Mohamed Ahmed Morsy DR / Hazem Hassan ENG / Sherry Heshmat
Ahmed Mohamed Ahmed Morsy DR / Hazem Hassan ENG / Sherry Heshmat
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
2/29
2/28
References
Introduction
Electronic industry has simulations and prototyping as their important segments since a
long period.
Electronic companies design the hardware dedicated to their products with their
standards and protocols which makes it challenging for the end users to reconfigure the
hardware as per their needs.
This requirement for hardware led to the growth of a new segment of customer-
configurable field programmable integrated circuits called FPGAs.
In this article, we discuss FPGA Architecture and Applications.
3/29
Introduction
Semiconductor Chips
4/29
ASICs Microprocessors
Application Specific Microcontrollers FPGA
Integrated Circuits
4/29
Introduction
FPGA
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
5/29
5/28
References
FPGA
6/29
FPGA
Intel cyclone 10LP Kit
FPGA
7/29
Introduction
FPGA
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
8/29
8/28
References
FPGA structure
Interconnection Network
9/29
I/O Signals (Pins)
FPGA structure
CLB Structure
CLB SB CLB
SB SB SB
Look-Up MUX
Table D
SET
Q
(LUT)
Configurable Logic Blocks
CLB SB CLB CLR Q
Interconnection Network
10/29
I/O Signals (Pins)
FPGA structure
Configurable Logic Blocks (CLBs)
• CLBs consist of:
Look-Up MUX
Table D
SET
Q
(LUT)
• Look-up Tables (LUT) CLR Q
• which implement the entries of a logic functions truth table
• Memory Elements
• Configurable Flip Flops (FFs)/
Latches( Programmable clock edges, set/reset, and
clock enable)
• These memory elements usually can be configured
as shift-registers
11/29
12/29
FPGA structure
FPGA Programmable Interconnection Network
• programmable interconnect points (PIPs).
• These PIPs are implemented using a transmission gate
controlled by a memory bits from the configuration
memory.
CLB SB CLB
SB SB SB
14/29
Introduction
FPGA
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
15/29
15/28
References
Technology of Programmable Elements
16/29
Introduction
FPGA
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
17/29
17/28
References
FPGA Vendors
Though there are various FPGA vendors in the world market only
two or three manufacturers are well known in the industry. For
example :
1. Xilinx : Founded by Ross Freeman, original
inventor of FPGAs in 1984.
Sparten II,IIE,Sparten III,Virtex …
2. Altera: now part of intell company since 2015
Altera cyclone II FPGA and
3. Actel :
18/29
Introduction
FPGA
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
19/29
19/28
References
FPGA DESIGN Language
20/29
Introduction
FPGA
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
21/29
21/28
References
Advatages
Better Performance
Cost Efficiency
Parallel Task Performance
Prototyping
Faster Time to Market
Simpler Design Cycles
Adaptability
Real Time Application
System on Chip
22/29
Introduction
FPGA
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
23/29
23/28
References
Disavantages
24/29
Disavantages
Timing at Pipelining
Pipelining is a process which enables parallel execution of program instructions.
During the design process, one important criterion to be taken into account is the timing issue
inherent in the system.
to overcome timing issue we add registers ,so the input pass throught it each clock pulse till
other parallel operations are done and use thier output.
example: y1 = ((a1 × b1 × c1) + d1)
25/29
Introduction
FPGA
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
26/29
26/28
References
Applications
27/29
Introduction
FPGA
FPGA Structure
• CLP Structure
• Look up Table
• Interconnection Network
• Configuration Memory
FPGA Vendors
Advantages
Disadvantages
Appliccations
28/29
28/28
References
References:
FPGAs For Dummies, 2nd Intel Special Edition Published by John Wiley & Sons, Inc.
The Design Warrior’s Guide to FPGAs by Clive “Max” Maxfield
https://www.watelectronics.com/fpga-architecture-applications/
https://www.prowesscorp.com/what-is-fpga/
https://www.quora.com/What-are-the-most-common-uses-for-FPGA-today
https://www.quora.com/What-is-FPGA-How-does-that-work
https://www.elprocus.com/fpga-architecture-and-applications/
http://hardwarebee.com/fpga-advantages-common-applications-today/
https://numato.com/blog/fpga-faq/
https://www.seeedstudio.com/blog/2019/10/29/fpga-what-is-it-and-what-are-they-used-for/
https://electronics.stackexchange.com/questions/169532/what-is-an-lut-in-fpga
29/29
Any Questions ?
Thank You
Questions: