Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/2555729.2555753acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

An efficient run-time encryption scheme for non-volatile main memory

Published: 29 September 2013 Publication History

Abstract

Emerging non-volatile memories (NVMs) have been considered as promising alternatives of DRAM for future main memory design. The NVM main memory has advantages of low standby power, high density, and good scalability. Its non-volatility, however, induces a security design challenge that data retained in memory after power-off need to be protected from malicious attacks. Although several approaches have been proposed to solve this problem through data encryption, they have some limitations such as high design complexity and non-trivial timing/energy overhead. Moreover, these techniques decrease the lifetime of NVM main memory due to extra write operations caused by encryption. In order to overcome these limitations, we propose an efficient PAD-XOR based encryption scheme in this work. A novel PAD generator based on a randomizer and several sub-PAD tables is introduced. With the PAD generator, our encryption scheme can provide run-time data protection to all data in NVM memory with low timing and power overhead. In addition, the encryption process can co-operate with wear-leveling of NVM to reduce design complexity. More important, our encryption technique has no impact on lifetime because no extra writes are incurred. Experimental results demonstrate that, compared to prior approaches, our design can achieve the same security strength with substantial lower overhead in respect of timing, energy consumption, and design complexity.

References

[1]
http://www.vlsitechnology.org/html/lib-densities.html.
[2]
http://www.intel.com/idf/. 2013.
[3]
N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood. The gem5 simulator. 39(2):1--7, Aug. 2011.
[4]
S. Chhabra and Y. Solihin. i-nvmm: a secure non-volatile main memory system with incremental encryption. In Proceedings of the 38th annual international symposium on Computer architecture, ISCA '11, pages 177--188, New York, NY, USA, 2011. ACM.
[5]
S. Cho and H. Lee. Flip-n-write: a simple deterministic technique to improve pram write performance, energy and endurance. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 42, pages 347--357, New York, NY, USA, 2009. ACM.
[6]
W. Diffie and M. Hellman. Privacy and authentication: An introduction to cryptography. Proceedings of the IEEE, 67(3):397--427, 1979.
[7]
X. Dong, C. Xu, Y. Xie, and N. Jouppi. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 31(7):994--1007, 2012.
[8]
C. Kim. Advances in memory technology. In Proceedings of the 32nd international conference on Very large data bases, VLDB '06, pages 1105--1105. VLDB Endowment, 2006.
[9]
P. C. Kocher. Timing attacks on implementations of diffie-hellman, rsa, dss, and other systems. In Advances in CryptologyłCRYPTO96, pages 104--113. Springer, 1996.
[10]
J. Kong and H. Zhou. Improving privacy and lifetime of pcm-based main memory. In Dependable Systems and Networks (DSN), 2010 IEEE/IFIP International Conference on, pages 333--342, 2010.
[11]
B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting phase change memory as a scalable dram alternative. SIGARCH Comput. Archit. News, 37(3):2--13, June 2009.
[12]
J. Patarin. Luby-rackoff: 7 rounds are enough for 2n(1−ε) security. In Advances in Cryptology-CRYPTO 2003, pages 513--529. Springer.
[13]
M. Qureshi, M. Franceschini, and L. Lastras-Montano. Improving read performance of phase change memories via write cancellation and write pausing. In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, pages 1--11, 2010.
[14]
M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali. Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 42, pages 14--23, New York, NY, USA, 2009. ACM.
[15]
B. Rogers, S. Chhabra, M. Prvulovic, and Y. Solihin. Using address independent seed encryption and bonsai merkle trees to make secure processors os- and performance-friendly. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 40, pages 183--196, Washington, DC, USA, 2007. IEEE Computer Society.
[16]
N. H. Seong, D. H. Woo, and H.-H. S. Lee. Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. In Proceedings of the 37th annual international symposium on Computer architecture, ISCA '10, pages 383--394, New York, NY, USA, 2010. ACM.
[17]
W. Shi, H.-H. S. Lee, M. Ghosh, C. Lu, and A. Boldyreva. High efficiency counter mode security architecture via prediction and precomputation. In Proceedings of the 32nd annual international symposium on Computer Architecture, ISCA '05, pages 14--24, Washington, DC, USA, 2005. IEEE Computer Society.
[18]
G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen. A novel architecture of the 3d stacked mram 12 cache for cmps. In High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, pages 239--249, 2009.
[19]
G. Sun, D. Niu, J. Ouyang, and Y. Xie. A frequent-value based pram memory architecture. In Design Automation Conference (ASP-DAC), 2011 16th Asia and South Pacific, pages 211--216, 2011.
[20]
X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie. Hybrid cache architecture with disparate memory technologies. In Proceedings of the 36th annual international symposium on Computer architecture, ISCA '09, pages 34--45, 2009.
[21]
P. Zhou, B. Zhao, J. Yang, and Y. Zhang. A durable and energy efficient main memory using phase change memory technology. In Proceedings of the 36th annual international symposium on Computer architecture, ISCA '09, pages 14--23, 2009.

Cited By

View all
  • (2018)OsirisProceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2018.00040(403-415)Online publication date: 20-Oct-2018
  • (2015)Secure and Durable (SEDURA)ACM SIGPLAN Notices10.1145/2808704.275496950:5(1-10)Online publication date: 4-Jun-2015
  • (2015)Secure and Durable (SEDURA)Proceedings of the 16th ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems 2015 CD-ROM10.1145/2670529.2754969(1-10)Online publication date: 4-Jun-2015

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CASES '13: Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems
September 2013
247 pages
ISBN:9781479914005

Sponsors

Publisher

IEEE Press

Publication History

Published: 29 September 2013

Check for updates

Qualifiers

  • Research-article

Conference

ESWEEK'13
ESWEEK'13: Ninth Embedded System Week
September 29 - October 4, 2013
Quebec, Montreal, Canada

Acceptance Rates

CASES '13 Paper Acceptance Rate 21 of 68 submissions, 31%;
Overall Acceptance Rate 52 of 230 submissions, 23%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 09 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2018)OsirisProceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2018.00040(403-415)Online publication date: 20-Oct-2018
  • (2015)Secure and Durable (SEDURA)ACM SIGPLAN Notices10.1145/2808704.275496950:5(1-10)Online publication date: 4-Jun-2015
  • (2015)Secure and Durable (SEDURA)Proceedings of the 16th ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems 2015 CD-ROM10.1145/2670529.2754969(1-10)Online publication date: 4-Jun-2015

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media