Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

A system-level design method for RF receiver front-end with low power consumption

Published: 01 August 2021 Publication History

Abstract

Due to wireless communication’s rapid growth, the need for low power integrated transceivers is increasing. The receiver power is a major limiting factor, and the radio frequency (RF) front-end is often its significant power consuming part. Therefore, system-level design in which the overall specifications are distributed among RF front-end building blocks such that the minimum total power is consumed is crucial. A complete system-level design method for a low power RF front-end is presented in this paper. For this purpose, the performance of each block is modeled by its current and overdrive voltage. An analytical associated with a search-based optimization technique is employed to derive realizable values of current and overdrive voltage for each block while the total current is minimized. Then the corresponding distributed specifications are calculated. Some of its main advantages with respect to the state-of-the-art methods are specifying blocks’ insight information, distribution of all main RF specifications, further power reduction, and easy to test the results’ realizability. To check the proposed method’s effectiveness, the RF front-ends of a Bluetooth receiver in 0.35 μm CMOS technology, an IEEE 802.11b/g wireless LAN (WLAN) receiver in 90 nm CMOS technology, and a WLAN receiver in 65 nm CMOS technology are designed. Results indicate that the front-ends designed with the proposed method consume less power with respect to the state-of-the-art methods, which is 5%, 28%, and 66%, respectively. The system-level design for the Bluetooth receiver RF front-end is evaluated through simulation, and the (corner) simulation results are consistent with the theory.

References

[1]
Takahagi K, Matsushita H, Iida T, Ikebe M, Amemiya Y, and Sano E Low-power wake-up receiver with subthreshold CMOS circuits for wireless sensor networks Analog Integrated Circuits and Signal Processing 2012 75 2 199-205
[2]
Zhao B, Chen P, and Yang H Design of RF transceivers for wireless sensor networks in hazardous applications Analog Integrating Circuits Signal Processing 2014 79 2 319-329
[3]
Liu, J., & Zhong, L. (2008). Micro power management of active 802.11 interfaces. Proceeding of the 6th International Conference on Mobile Systems, Applications, and Services - MobiSys '08.
[4]
Krashinsky, R., & Balakrishnan, H. (2002). Minimizing energy for wireless web access with bounded slowdown. Proceedings of the 8th Annual International Conference on Mobile Computing and Networking - MobiCom '02.
[5]
Li Y, Bakkaloglu B, and Chakrabarti C A system level energy model and energy-quality evaluation for integrated transceiver front-ends IEEE Transactions on Very Large Scale Integration Systems 2007
[6]
Liu, Y., Huang, X., Vidojkovic, M., et al. (2013). A 1.9nJ/b 2.4GHz multistandard (Bluetooth Low Energy/Zigbee/IEEE802.15.6) transceiver for personal/body-area networks. 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[7]
Ayadi, D., Rodriguez, S., Loulou, M., & Ismail, M. (2008). System level design of radio frequency receiver for IEEE 802.16 standard. 2008 3rd International Design and Test Workshop.
[8]
Shairi, N., Rahman, T. A., & Aziz, M. A. (2007). RF receiver system design for Wireless Local Area Network bridge at 5725 to 5825 MHz. 2007 Asia-Pacific Conference on Applied Electromagnetics.
[9]
F.D. Baumgratz, S.B. Ferreira, S. Bampi, RF system level design for a spectrum sensing receiver, In: IEEE 20th International Conference on Electronics, Circuits, and Systems (2013) 771–774.
[10]
Matah, S., & Zenkouar, L. (2014). A practical approach for RF system design of an S-band modern digital radar receiver. Proceedings of 2014 Mediterranean Microwave Symposium (MMS2014).
[11]
Othman, A., Aziz, A. A., Pongot., K., Shairi, N. A., & Nor, M. M. (2012). Design and sensitivity analysis of direct conversion RF receiver for IEEE 802.11a WLAN system at 5.8 GHz frequency. 2012 IEEE Student Conference on Research and Development (SCOReD).
[12]
Lolis, L., Pelissier, M., Bernier, C., Dallet, D., & Begueret, J. (2009). System design of bandpass sampling RF receivers. 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).
[13]
Gonzalez DD, Rusu A, and Ismail M Automated receiver design and optimization for 4G wireless communication systems 2006 IEEE International Behavioral Modeling and Simulation Workshop 2006
[14]
Tasic, A., Serdijn, W., & Long, J. (2004). Optimal distribution of the RF front-end system specifications to the RF front-end circuit blocks. 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[15]
Brederlow R, Weber W, Sauerer J, Donnay S, Wambacq P, and Vertregt M A mixed-signal design roadmap IEEE Design & Test of Computers 2001 18 6 34-46
[16]
Rodriguez S, Atallah JG, Rusu A, Zheng L, and Ismail M ARCHER: An automated RF-IC Rx front-end circuit design tool Analog Integrated Circuits and Signal Processing 2008 58 3 255-270
[17]
Klumperink, E., Bruccoleri, F., & Nauta, B. (n.d.). Finding all elementary circuits exploiting transconductance. ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[18]
Lin, C., Heijmen, T. G. A., Maten, ter, E. J. W., & Kole, M. (2002). ADAPT : Design assistance for iterative analog synthesis. (RANA : Reports on applied and numerical analysis; Vol. 0221). Eindhoven University of Technology.
[19]
Wambacq, P., Vandersteen, G., Donnay, S., Engels, M., Bolsens, I., Lauwers, E., Gielen, G. (1999). High-level simulation and power modelling of mixed-signal front-ends for digital telecommunications. ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).
[20]
Lauwers E and Gielen G Power estimation methods for analog circuits for architectural exploration of integrated systems IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2002 10 2 155-162
[21]
Sheng W, Emira A, and Sanchez-Sinencio E CMOS RF receiver system design: A systematic approach IEEE Transactions on Circuits and Systems I: Regular Papers 2006 53 5 1023-1034
[22]
Sakian P, Mahmoudi R, and Roermund AH System level receiver design for minimum sensitivity to process variations IEEE Transactions on Circuits and Systems I: Regular Papers 2011 58 10 2296-2307
[23]
Van Den Heuvel JHC, Wu Y, Baltus PG, Linnartz JP, and Roermund AH Front end power dissipation minimization and optimal transmission rate for wireless receivers IEEE Transactions on Circuits and Systems I: Regular Papers 2014 61 5 1566-1577
[24]
Baltus, P. (2004). Minimum power design of RF front ends, Ph.D. dissertation, Eindhoven University of Technology.
[25]
Souza MD, Mariano A, and Taris T Reconfigurable Inductorless Wideband CMOS LNA for Wireless Communications IEEE Transactions on Circuits and Systems I: Regular Papers 2017 64 3 675-685
[26]
Lolis LH, Stroski PN, and Lima EG System Level Design of RF Receivers Based on Non Linear Optimization and Power Consumption Models Radioengineering 2019 27 1 347-356
[27]
Razavi, B. (2014). RF Microelectronics. (Vol. 2). Prentice hall, Inc., Upper Saddle River, NJ, USA.
[28]
Sheng W, Xia B, Emira A, Xin C, Valero-Lopez A, Moon ST, and Sanchez-Sinencio E A 3-V, 0.35-μm CMOS bluetooth receiver IC IEEE Journal of Solid State Circuits 2003 38 1 30-42
[29]
Baker RJ CMOS: Mixed signal circuit design 2009 Hoboken, NJ Wiley
[30]
Boyd SP and Vandenberghe L Convex optimization 2011 Cambridge Cambridge Univ. Pr

Index Terms

  1. A system-level design method for RF receiver front-end with low power consumption
          Index terms have been assigned to the content through auto-classification.

          Recommendations

          Comments

          Information & Contributors

          Information

          Published In

          cover image Analog Integrated Circuits and Signal Processing
          Analog Integrated Circuits and Signal Processing  Volume 108, Issue 2
          Aug 2021
          229 pages

          Publisher

          Kluwer Academic Publishers

          United States

          Publication History

          Published: 01 August 2021
          Accepted: 10 May 2021
          Revision received: 12 September 2020
          Received: 12 September 2020

          Author Tags

          1. Block specification
          2. Integrated receiver
          3. Low power
          4. Power optimization
          5. Radio frequency (RF) front-end
          6. System-level design

          Qualifiers

          • Research-article

          Contributors

          Other Metrics

          Bibliometrics & Citations

          Bibliometrics

          Article Metrics

          • 0
            Total Citations
          • 0
            Total Downloads
          • Downloads (Last 12 months)0
          • Downloads (Last 6 weeks)0
          Reflects downloads up to 06 Oct 2024

          Other Metrics

          Citations

          View Options

          View options

          Get Access

          Login options

          Media

          Figures

          Other

          Tables

          Share

          Share

          Share this Publication link

          Share on social media