article

Threshold voltage modeling for a Gaussian-doped junctionless FinFET

Authors:

Ashwani K. RanaAuthors Info & Claims

Journal of Computational Electronics, Volume 18, Issue 1

Pages 83 - 90

https://doi.org/10.1007/s10825-018-1285-7

Published: 01 March 2019 Publication History

Abstract

This work presents two-dimensional (2D) analytical modeling of the threshold voltage of a double-gate junctionless FinFET with a Gaussian-doped channel by evaluating the 2D electrostatic potential distribution across the active area of the device. The influence of the fringing field lines through the spacer is also included in the modeling. To confirm the validity of the derived analytical model, technology computer-aided design (TCAD) device simulations were carried out. Furthermore, the impact of various design parameters on the threshold voltage was also studied.

References

[1]

Ferain, I., Colinge, C.A., Colinge, J.-P.: Multigate transistors as the future of classical metal---oxide---semiconductor field-effect transistors. Nature 479, 310---316 (2011)

[2]

Riyadi, M.A., Suseno, J.E., Ismail, R.: The future of non planar nanoelectronics MOSFET devices: a review. J. Appl. Sci. 10, 2136---2146 (2010)

[3]

Ionescu, A.M.: Electronic devices: nanowire transistors made easy. Nat. Nanotechnol. 5, 178---179 (2010)

[4]

Colinge, J.-P., Lee, C.-W., Afzalian, A., Akhavan, N.D., Yan, R., Ferain, I., et al.: Nanowire transistors without junctions. Nat. Nanotechnol. 5, 225---229 (2010)

[5]

Colinge, J., Kranti, A., Yan, R., et al.: Junctionless nanowire transistor (JNT): properties and design guidelines. Solid State Electron. 65, 33---37 (2011)

[6]

Parihar, M.S., Ghosh, D., Kranti, A.: Ultra low power junctionless MOSFETs for subthreshold logic applications. IEEE Trans. Electron Devices 60, 1540---1546 (2013)

[7]

Baruah, R.K., Paily, R.P.: Double-gate junctionless transistor for low power digital applications. In: 1st IEEE International Conference on ICETACS, Shilong, India, 13---14 Sept (2013)

[8]

Ghosh, D., Parihar, M.S., Armstrong, G.A., Kranti, A.: High-performance junctionless MOSFETs for ultra low-power analog/RF applications. IEEE Electron Device Lett. 33, 1477---1479 (2012)

[9]

Doria, R.T., Pavanello, M.A., Trevisoli, R.D., Souza, M.D., Lee, C.-W., et al.: Junctionless multiple-gate transistors for analog applications. IEEE Trans. Electron Devices 58, 2511---2519 (2011)

[10]

Chebaki, E., Djeffal, F., Ferhati, H., Bentrcia, T.: Improved analog/RF performance of double gate junctionless MOSFET using both gate material engineering and drain/source extensions. Superlattices Microstruct. 92, 80---91 (2016)

[11]

Chiang, T.-K.: A quasi two dimensional threshold voltage model for short-channel junctionless double-gate MOSFETs. IEEE Trans. Electron Devices 59, 2284---2289 (2012)

[12]

Jazaeri, F., Barbut, L., Kaukab, A., Sallese, J.-M.: Analytical model for ultra-thin body junctionless symmetric double gate MOSFETs in subthreshold regime. Solid State Electron. 82, 103---110 (2013)

[13]

Jin, X., Liu, X., Kwon, H.-I., Lee, J.-H., Lee, J.-H.: A subthreshold current model for nanoscale short channel junctionless MOSFETs applicable to symmetric and asymmetric double-gate structure. Solid State Electron. 82, 77---81 (2013)

[14]

Baruah, R.K., Paily, R.P.: A surface potential based drain current model for short channel symmetric double-gate junctionless transistor. J. Comput. Electron. 15, 45---52 (2016)

Digital Library

[15]

Holtij, T., Schwarz, M., Kloes, A., Iniguez, B.: Threshold voltage, and 2D potential modeling within short channel junctionless DG MOSFETs in subthreshold region. Solid State Electron. 90, 107---115 (2013)

[16]

Jiang, C., Liang, R., Wang, J., Xu, J.: A two-dimensional analytical model for short channel junctionless double-gate MOSFETs. AIP Adv. 5, 057122-1-13 (2015)

[17]

Kumari, V., Modi, V., Saxena, M., Gupta, M.: Modeling and simulation of double gate junctionless transistor considering fringing field effects. Solid State Electron. 107, 20---29 (2015)

[18]

Gupta, S.K.: Threshold voltage model of junctionless cylindrical surrounding gate MOSFETs including fringing field effects. Superlattices Microstruct. 88, 188---197 (2015)

[19]

Zhang, G., Shao, Z., Zhou, K.: Threshold voltage model of short channel FD-SOI MOSFETs with vertical Gaussian profile. IEEE Trans. Electron Devices 35, 803---809 (2008)

[20]

Suzuki, K., Kataoka, Y., Nagayama, S., et al.: Analytical model for redistribution profile of ion-implanted impurities during solid phase epitaxy. IEEE Trans. Electron Devices 54, 262---271 (2007)

[21]

Mondal, P., Ghosh, B., Bal, P.: Planar junctionless transistor with non-uniform channel doping. Appl. Phys. Lett. 102, 2---5 (2013)

[22]

Mondal, P., Ghosh, B., Bal, P., et al.: Effects of non-uniform doping on junctionless transistor. Appl. Phys. A 119, 127---132 (2015)

[23]

Sze, S.M.: Physics of Semiconductor Devices, 2nd edn. Wiley, New York (1983)

[24]

International Technology Roadmap for Semiconductors (2013). http://public.itrs.net. Accessed 1 Dec 2017

[25]

Sentaurus TCAD User Manual, Synopsys, Inc. (2016). http://www.synopsys.com. Accessed 1 Dec 2017

[26]

Kim, S.-H., Fossum, J.G., Yang, J.-W.: Modeling and significance of fringe capacitance in non classical CMOS devices with gate-source/drain underlap. IEEE Trans. Electron Devices 53, 2143---2150 (2006)

Cited By

Manikandan SBalamurugan N(2020)The improved RF/stability and linearity performance of the ultrathin-body Gaussian-doped junctionless FinFETJournal of Computational Electronics10.1007/s10825-020-01472-y19:2(613-621)Online publication date: 1-Jun-2020
https://dl.acm.org/doi/10.1007/s10825-020-01472-y

Index Terms

Threshold voltage modeling for a Gaussian-doped junctionless FinFET
1. Applied computing
  1. Physical sciences and engineering
2. Hardware

Index terms have been assigned to the content through auto-classification.

Recommendations

Design and structural optimization of junctionless FinFET with Gaussian-doped channel

A junctionless (JL) fin field-effect transistor (FinFET) structure with a Gaussian doping distribution, named the Gaussian-channel junctionless FinFET, is presented. The structure has a nonuniform doping distribution across the device layer and is ...
A comparative study on performance of junctionless Bulk SiGe and Si FinFET
Abstract
In this paper, the n-type and p-type SiGe junctionless bulk FinFET (SiGe JL-FinFET) with a high Ge mole fraction (xF>0.8) was studied for characteristics of a single device and the CMOS logic circuit using 3D numerical simulation. A ...
Highlights
- At the sub-5 nm node, the n- and p-type SiGe JL-FinFET with a high Ge mole fraction was studied on the device characteristics and the CMOS logic performance.
Independently-controlled-gate FinFET schmitt trigger sub-threshold SRAMs

In this work, we propose three novel independently-controlled-gate Schmitt Trigger (IG_ST) FinFET SRAM cells for sub-threshold operation. The proposed IG_ST 8 T SRAM cells utilize split-gate FinFET devices with the front-gate devices serving as the ...

Comments

Information & Contributors

Information

Published In

cover image Journal of Computational Electronics

Journal of Computational Electronics Volume 18, Issue 1

Mar 2019

373 pages

ISSN:1569-8025

Issue’s Table of Contents

Copyright © Copyright © 2019 Springer Science+Business Media, LLC, part of Springer Nature.

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 01 March 2019

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 26 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Manikandan SBalamurugan N(2020)The improved RF/stability and linearity performance of the ultrathin-body Gaussian-doped junctionless FinFETJournal of Computational Electronics10.1007/s10825-020-01472-y19:2(613-621)Online publication date: 1-Jun-2020
https://dl.acm.org/doi/10.1007/s10825-020-01472-y

View Options

View options

Figures

Tables

Media

View Issue’s Table of Contents