article

Efficient reliability evaluation of combinational and sequential logic circuits

Author:

H. JahaniradAuthors Info & Claims

Journal of Computational Electronics, Volume 18, Issue 1

Pages 343 - 355

https://doi.org/10.1007/s10825-018-1288-4

Published: 01 March 2019 Publication History

Abstract

Reliability has become one of the major goals for designs based on emerging technologies. Therefore, reliability evaluation should be included in the design flow of logic integrated circuits. In this paper, a probability transfer matrix-based method is developed for reliability evaluation of combinational and sequential logic circuits. The proposed method for combinational circuits is based on correct and incorrect probabilities for the binary logic values (0 and 1) of the nodes of the circuit. In this method, the reconvergent fanouts problem is handled using the concept of correlation coefficients. The reliability evaluation of sequential logic circuits is carried out by first breaking the loops, followed by iterative application of the combinational method on the converted circuit. The accuracy and scalability of the proposed methods are proved by various simulations on ISCAS 85 and LGSynth91 benchmark circuits for the combinational method and on ISCAS 89 benchmark circuits for the sequential method. The results show less than 2 % average error for reliability estimation compared with Monte Carlo (MC) simulations, outperforming state-of-the-art methods in terms of reliability estimation and algorithm runtime.

References

[1]

El-Maleh, A., Daud, K.: Simulation-based method for synthesizing soft error tolerant combinational circuits. IEEE Trans. Reliab. 64(3), 935---948 (2015)

[2]

Borkar, S.: Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6), 10---16 (2005)

Digital Library

[3]

Shanbhag, N.R., Mitra, S., de Veciana, G., Orshansky, M., Marculescu, R., Roychowdhury, J., Jones, D., Rabaey, J.M.: The search for alternative computational paradigms. IEEE Des. Test Comput. 25(4), 334---344 (2008)

Digital Library

[4]

Meindl, J.D., Chen, Q., Davis, J.A.: Limits on silicon nanoelectronics for terascale integration. Science 293(5537), 2044---2049 (2001)

[5]

Breuer, M.A., Gupta, S.K., Mak, T.M.: Defect and error tolerance in the presence of massive numbers of defects. IEEE Des. Test Comput. 21(3), 216---227 (2004)

Digital Library

[6]

Bodapati, S., Siridharan, K.: A transistor-level probabilistic approach for reliability analysis of arithmetic circuits with application to emerging technologies. IEEE Trans. Reliab. 66(2), 440---457 (2017)

[7]

von Neuman, J.: Probabilistic logics and synthesis of reliable organisms from unreliable components. In: Shannon, C.E., McCarthy, J. (eds.) Automata Studies, pp. 43---98. Princeton Press, Princeton, NJ (1956)

[8]

Han, J., Chen, H., Liang, J., Zhu, P., Yang, Z., Lombardi, F.: A stochastic computational approach for accurate and efficient reliability evaluation. IEEE Trans. Comput. 63(6) (2014)

Digital Library

[9]

Bhaduri, D., Shukla, S.: Nanoprism: a tool for evaluating granularity versus reliability tradeoffs in nano architectures. In: Proceedings of ACM GLSVLSI, Boston, MA, April 2004, pp. 109---112

Digital Library

[10]

Krishnaswamy, S., Viamonets, G.V., Markov, I.L., Hayes, J.P.: Probabilistic transfer matrices in symbolic reliability analysis of logic circuits. ACM Trans. Des. Autom. Electron Syst. 13(1), 1---35 (2008)

Digital Library

[11]

Han, J., Chen, H., Boykin, E., Fortes, J.: Reliability evaluation of logic circuits using probabilistic gate models. Microelectron. Reliab. 51(2), 468---476 (2011)

[12]

Rejimon, T., Lingasubramanian, K., Bhanja, S.: Probabilistic error modeling for nano-domain logic circuits. IEEE Trans. VLSI 17(1), 55---65 (2009)

Digital Library

[13]

Abdollahi, A.: Probabilistic decision diagrams for exact probabilistic analysis. In: Proceedings of IEEE/ACM International Conference on CAD, 2007, pp. 266---272

Digital Library

[14]

Mohyudin, N., Pakbaz nia E., Pedam M.: Probabilistic error propagation in logic circuits using the Boolean difference calculus. In: IEEE International Conference on Computer Design, Lake Tahoe, CA, 2008, pp. 7-13

[15]

Chen, C., Xiao, R.: A fast model for analysis and improvement of gate-level circuit reliability. Integr. VLSI J. 50, 107---115 (2015)

Digital Library

[16]

Franco, D.T., Vasconcelos, M.C., Naviner, L., Naviner, J.F.: Signal probability for reliability evaluation of logic circuits. Microelectron. Reliab. 48, 1586---1591 (2008)

[17]

Flaquer, J.T., Daveau, J.M., Naviner, L., Roche, P.: Fast reliability analysis of combinatorial logic circuits using conditional probabilities. Microelectron. Reliab. 50, 1215---1218 (2010)

[18]

Choudhury, M.R., Mohanram, K.: Reliability analysis of logic circuits. IEEE Trans. CAD 28(3) (2009)

Digital Library

[19]

Ebrahimi, M., Evans, A., Tahoori, M.B., Costenaro, E., Alexandrescu, D., Chandra, V., Seyyedi, R.: Comprehensive analysis of sequential and combinational soft errors in an embedded processor. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(10), 1586---1599 (2015)

Digital Library

[20]

Wang, F, Agrawal, V.D.: Soft error rate determination for nanoscale sequential logic. In: 2010 11th International Symposium on Quality Electronic Design (ISQED'10), pp. 225---230. IEEE (2010)

[21]

Miskov-Zivanov, N., Marculescu, D.: Soft error rate analysis for sequential circuits. In: Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, pp. 1436---1441 (2007)

Digital Library

[22]

Miskov-Zivanov, N., Marculescu, D.: Modeling and optimization for soft-error reliability of sequential circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(5), 803---816 (2008)

Digital Library

[23]

Jahanirad, H., Mohammadi, K.: Sequential logic circuits reliability analysis. J. Circuits Syst. Comput. 21(5), 1250040-(1-17) (2012)

[24]

Seyyed Mahdavi, S.J., Mohammadi, K.: SCRAP: sequential circuit reliability analysis program. Microelectron. Reliab. J. 49, 924---933 (2009)

[25]

Ercolani, S., Favalli, M., Damiani, M., Olivo, P., Ricco, B.: Estimate of signal probability in combinational logic networks. In: Proceedings of European Testing Conference 1989, pp. 132---138

Cited By

Shi ZXiao JJiang JZhang YZhou Y(2024)ARA-RCIV: Identifying Reliability-Critical Input Vectors of Logic Circuits Based on the Association Rules Analysis ApproachIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.337246143:8(2479-2492)Online publication date: 1-Aug-2024
https://dl.acm.org/doi/10.1109/TCAD.2024.3372461
Menbari AJahanirad H(2022)A Low-cost BIST Design Supporting Offline and Online TestsJournal of Electronic Testing: Theory and Applications10.1007/s10836-022-05986-038:1(107-123)Online publication date: 1-Feb-2022
https://dl.acm.org/doi/10.1007/s10836-022-05986-0
Rahimi HJahanirad H(2021)An evolutionary approach to implement logic circuits on three dimensional FPGAsExpert Systems with Applications: An International Journal10.1016/j.eswa.2021.114780174:COnline publication date: 15-Jul-2021
https://dl.acm.org/doi/10.1016/j.eswa.2021.114780

Index Terms

Efficient reliability evaluation of combinational and sequential logic circuits
1. Hardware

Index terms have been assigned to the content through auto-classification.

Recommendations

Reliability Estimation of Logic Circuits at the Transistor Level
Abstract
The reliability evaluation of logic circuits is an essential step in the computer-aided design flow of emerging integrated circuits (IC). Due to the increased process variation effects in submicron IC technologies, reliability evaluation should ...
Quaternary CMOS Combinational Logic Circuits
ICIMT '09: Proceedings of the 2009 International Conference on Information and Multimedia Technology

Good Characteristics and advantages of multi-valued logic (MVL) electronic systems and circuits are created great interest for its practical implementation. This paper presents voltage mode quaternary CMOS circuit design using 90nm technology. Basic ...
Basic circuits for multi-valued sequential logic

Multi-valued logic circuits were presented as an alternative to well known binary logic. It has the potential of reducing the number of active elements and interconnection lines. More data may be transferred trough a single wire using logic signals ...

Comments

Information & Contributors

Information

Published In

cover image Journal of Computational Electronics

Journal of Computational Electronics Volume 18, Issue 1

Mar 2019

373 pages

ISSN:1569-8025

Issue’s Table of Contents

Copyright © Copyright © 2019 Springer Science+Business Media, LLC, part of Springer Nature.

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 01 March 2019

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Shi ZXiao JJiang JZhang YZhou Y(2024)ARA-RCIV: Identifying Reliability-Critical Input Vectors of Logic Circuits Based on the Association Rules Analysis ApproachIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.337246143:8(2479-2492)Online publication date: 1-Aug-2024
https://dl.acm.org/doi/10.1109/TCAD.2024.3372461
Menbari AJahanirad H(2022)A Low-cost BIST Design Supporting Offline and Online TestsJournal of Electronic Testing: Theory and Applications10.1007/s10836-022-05986-038:1(107-123)Online publication date: 1-Feb-2022
https://dl.acm.org/doi/10.1007/s10836-022-05986-0
Rahimi HJahanirad H(2021)An evolutionary approach to implement logic circuits on three dimensional FPGAsExpert Systems with Applications: An International Journal10.1016/j.eswa.2021.114780174:COnline publication date: 15-Jul-2021
https://dl.acm.org/doi/10.1016/j.eswa.2021.114780
Jahanirad H(2021)Reliability Estimation of Logic Circuits at the Transistor LevelCircuits, Systems, and Signal Processing10.1007/s00034-020-01588-340:5(2507-2534)Online publication date: 1-May-2021
https://dl.acm.org/doi/10.1007/s00034-020-01588-3

View Options

View options

Media

Figures

Other

Tables

View Issue’s Table of Contents