article

Bit Impact Factor: Towards making fair vulnerability comparison

Authors:

Serdar Zafer Can,

Osman Sabri Unsal,

Adrian CristalAuthors Info & Claims

Microprocessors & Microsystems, Volume 38, Issue 6

Pages 598 - 604

https://doi.org/10.1016/j.micpro.2014.04.009

Published: 01 August 2014 Publication History

Abstract

Reliability is becoming a major design concern in contemporary microprocessors since soft error rate is increasing due to technology scaling. Therefore, design time system vulnerability estimation is of paramount importance. Architectural Vulnerability Factor (AVF) is an early vulnerability estimation methodology. However, AVF considers that the value of a bit in a clock cycle is either required for Architecturally Correct Execution (i.e. ACE-bit) or not (i.e. unACE-bit); therefore, AVF cannot distinguish the vulnerability impact level of an ACE-bit. In this study, we present a new dimension which takes into account the vulnerability impact level of a bit. We introduce Bit Impact Factor metric which, we believe, will be helpful for extending AVF evaluation to provide a more accurate vulnerability analysis.

References

[1]

Baumann, R., Soft errors in advanced computer systems. IEEE Des. Test Comput. v22 i3. 258-266.

[2]

Ziegler, J.F., Curtis, H.W., Muhlfeld, H.P., Montrose, C.J. and Chin, B., Ibm experiments in soft fails in computer electronics (1978-1994). IBM J. Res. Develop. v40 i1. 3-18.

[3]

Borkar, S., Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro. v25 i6. 10-16.

[4]

S.S. Mukherjee, C. Weaver, J. Emer, S.K. Reinhardt, T. Austin, A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor, in: Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003, pp. 29-41.

[5]

X. Li, S.V. Adve, P. Bose, J.A. Rivers, Architecture-level soft error analysis: examining the limits of common assumptions, in: Proceedings of International Conference on Dependable Systems and Networks, 2007, pp. 266-275.

[6]

Henning, J.L., SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News. v34. 1-17.

[7]

J.J. Sharkey, D. Ponomarev, K. Ghose, M-sim: A Flexible, Multithreaded Architectural Simulation Environment, Technical Report CS-TR-05-DP01, Department of CS, SUNY - Binghamton, 2005.

[8]

H. Cho, S. Mirkhani, C.Y. Cher, J.A. Abraham, S. Mitra, Quantitative evaluation of soft error injection techniques for robust system design, in: Proceedings of the 50th Annual Design Automation Conference, 2013, pp. 101:1-101:10.

Digital Library

[9]

N.J. Wang, J. Quek, T.M. Rafacz, S.J. Patel, Characterizing the effects of transient faults on a high-performance processor pipeline, in: Proceedings of the 2004 International Conference on Dependable Systems and Networks, 2004, pp. 61-70.

[10]

M.L. Li, P. Ramachandran, U.R. Karpuzcu, S.K.S. Hari, S.V. Adve, Accurate microarchitecture-level fault modeling for studying hardware faults, in: HPCA, 2009, pp. 105-116.

[11]

N.J. Wang, A. Mahesri, S.J. Patel, Examining ace analysis reliability estimates using fault-injection, in: Proceedings of the 34th Annual International Symposium on Computer Architecture, 2007, pp. 460-469.

Digital Library

[12]

Biswas, A., Racunas, P., Emer, J. and Mukherjee, S., Computing accurate AVFs using ACE analysis on performance models: a rebuttal. IEEE Comput. Archit. Lett. v7 i1. 21-24.

[13]

A. Biswas, P. Racunas, R. Cheveresan, J. Emer, S.S. Mukherjee, Computing architectural vulnerability factors for address-based structures, in: Proceedings of the International Symposium on Computer Architecture (ISCA), 2005, pp. 532-543.

[14]

A. Biswas, C. Recchia, S.S. Mukherjee, V. Ambrose, L. Chan, A. Jaleel, et al. Explaining cache SER anomaly using DUE AVF measurement, in: International Symposium on High Performance Computer Architecture, 2010, pp. 1-12.

[15]

V. Sridharan, D.R. Kaeli, Eliminating microarchitectural dependency from architectural vulnerability, in: International Symposium on High Performance Computer Architecture, 2009, pp. 117-128.

[16]

J. Lee, A. Shrivastava, Static analysis to mitigate soft errors in register files, in: Proceedings of the Conference on Design, Automation and Test in Europe, 2009, pp. 1367-1372.

Digital Library

[17]

V. Sridharan, D.R. Kaeli, Using hardware vulnerability factors to enhance AVF analysis, in: Proceedings of the 37th Annual International Symposium on Computer Architecture, 2010, p. 461-472.

[18]

X. Fu, T. Li, J.A.B. Fortes, Soft error vulnerability aware process variation mitigation, in: International Conference on High-Performance Computer Architecture, 2009, pp. 93-104.

[19]

J.W. Sheaffer, D.P. Luebke, K. Skadron, The visual vulnerability spectrum: characterizing architectural vulnerability for graphics hardware, in: Proceedings of the 21st ACM SIGGRAPH/Eurographics Symposium on Graphics Hardware, 2006, pp. 9-16.

Digital Library

[20]

L. Duan, B. Li, L. Peng, Versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics, in: International Conference on High-Performance Computer Architecture, 2009, pp. 129-140.

[21]

X. Li, S.V. Adve, P. Bose, J.A. Rivers, Online estimation of architectural vulnerability factor for soft errors, in: Proceedings of the 35th Annual International Symposium on Computer Architecture, 2008, pp. 341-352.

Digital Library

[22]

K.R. Walcott, G. Humphreys, S. Gurumurthi, Dynamic prediction of architectural vulnerability from microarchitectural state, in: Proceedings of the 34th Annual International Symposium on Computer Architecture, 2007, pp. 516-527.

Digital Library

[23]

A.A. Nair, S. Eyerman, L. Eeckhout, L.K. John, A first-order mechanistic model for architectural vulnerability factor, in: Proceedings of the 39th Annual International Symposium on Computer Architecture, 2012, pp. 273-284.

Digital Library

[24]

A.A. Nair, L.K. John, L. Eeckhout, AVF stressmark: towards an automated methodology for bounding the worst-case vulnerability to soft errors, in: Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, 2010, pp. 125-136.

Digital Library

Cited By

Mittal SVetter J(2016)A Survey of Techniques for Modeling and Improving Reliability of Computing SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2015.242617927:4(1226-1238)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1109/TPDS.2015.2426179

Bit Impact Factor: Towards making fair vulnerability comparison
1. Computer systems organization

Recommendations

Mechanistic Modeling of Architectural Vulnerability Factor

Reliability to soft errors is a significant design challenge in modern microprocessors owing to an exponential increase in the number of transistors on chip and the reduction in operating voltages with each process generation. Architectural ...
Attack Potential in Impact and Complexity
ARES '17: Proceedings of the 12th International Conference on Availability, Reliability and Security

Vulnerability exploitation is reportedly one of the main attack vectors against computer systems. Yet, most vulnerabilities remain unexploited by attackers. It is therefore of central importance to identify vulnerabilities that carry a high 'potential ...
An Experimental Study of Soft Errors in Microprocessors

The issue of soft errors is an important emerging concern in the design and implementation of future microprocessors.To date, in all but the most mission-critical applications, implementing parity and Error Correction Codes for caches and other large, ...

Comments

Information & Contributors

Information

Published In

Copyright © Elsevier B.V. © 2014.

Publisher

Elsevier Science Publishers B. V.

Netherlands

Publication History

Published: 01 August 2014

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Mittal SVetter J(2016)A Survey of Techniques for Modeling and Improving Reliability of Computing SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2015.242617927:4(1226-1238)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1109/TPDS.2015.2426179

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents