Article

The Challenges of Hardware Synthesis from C-Like Languages

Author:

Stephen A. EdwardsAuthors Info & Claims

DATE '05: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

Pages 66 - 67

https://doi.org/10.1109/DATE.2005.307

Published: 07 March 2005 Publication History

Abstract

MANY TECHNIQUES for synthesizing digital hardware from C-like languages have been proposed, but none have emerged as successful as Verilog or VHDL for register-transfer-level design. This paper looks at two of the fundamental challenges: concurrency and timing control.

References

[1]

{1} M. Budiu and S. C. Goldstein. Compiling application-specific hardware. In Proc. FPL, LNCS 2438, pp. 853-863, Montpellier, France, 2002.

Digital Library

[2]

{2} Celoxica, http://www.celoxica.com. Handel-C Language Reference Manual, 2003. RM-1003-4.0.

[3]

{3} G. De Micheli. Hardware synthesis from C/C++ models. In Proc. DATE, pp. 382-383, Munich, Germany, Mar. 1999.

Digital Library

[4]

{4} G. De Micheli, D. Ku, F. Mailhot, and T. Truong. The Olympus synthesis system. Design & Test of Computers, 7(5):37-53, Oct. 1990.

Digital Library

[5]

{5} R. Dömer, A. Gerstlauer, and D. Gajski. SpecC Language Reference Manual. SpecC consortium, version 2.0, Mar. 2001.

[6]

{6} S. A. Edwards. The challenges of hardware synthesis from C-like languages. In Proc. IWLS, Temecula, California, June 2004.

Digital Library

[7]

{7} D. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer, 2000.

[8]

{8} D. Galloway. The Transmogrifier C hardware description language and compiler for FPGAs. In Proc. FCCM, pp. 136-144, Napa, CA, 1995.

Digital Library

[9]

{9} T. Grötker, S. Liao, G. Martin, and S. Swan. System Design with SystemC . Kluwer, 2002.

Digital Library

[10]

{10} T. Kambe et al. A C-based synthesis system, Bach, and its application. In Proc. ASP-DAC, pp. 151-155, Yokohama, Japan, 2001.

Digital Library

[11]

{11} K. Kennedy and R. Allen. Optimizing Compilers for Modern Architectures . Morgan Kaufmann, 2001.

Digital Library

[12]

{12} D. C. Ku and G. De Micheli. HardwareC: A language for hardware design. T.R. CSTL-TR-90-419, Stanford University, CA, Aug. 1990.

Digital Library

[13]

{13} S. Liao et al. An efficient implementation of reactivity for modeling hardware in the Scenic design environment. In Proc. DAC, 1997.

Digital Library

[14]

{14} R. J. Lipton et al. PDL++: an optimizing generator language for register transfer design. In Proc. ISCAS, pp. 1135-1138 vol. 2, 1990.

[15]

{15} Y. Panchul et al. System for converting hardware designs in high-level programming language to hardware implementations. US Patent 6,226,776, May 2001.

[16]

{16} R. Pa¿ko et al. Techniques to evolve a C++ based system design language. In Proc. DATE, pp. 302-309, 2002.

Digital Library

[17]

{17} M. Richards and C. Whitby-Strevens. BCPL: The Language and its Compiler. Cambridge University Press, 1979.

Digital Library

[18]

{18} D. M. Ritchie. The development of the C language. In History of Programming Languages II, Cambridge, Massachusetts, April 1993.

Digital Library

[19]

{19} P. Schaumont et al. A programming environment for the design of complex high speed ASICs. In Proc. DAC, pp. 315-320, 1998.

Digital Library

[20]

{20} D. B. Skillicorn and D. Talia. Models and languages for parallel computation. ACM Computing Surveys, 30(2):123-169, June 1998.

Digital Library

[21]

{21} D. Soderman and Y. Panchul. Implementing C algorithms in reconfigurable hardware using C2Verilog. In Proc. FCCM, pp. 339-342, 1998.

Digital Library

[22]

{22} D. Soderman and Y. Panchul. Implementing C designs in hardware: a full-featured ANSI C to RTL Verilog compiler in action. In Proc. IVC, pp. 22-29, Santa Clara, CA, 1998.

Digital Library

[23]

{23} C. E. Stroud, R. R. Munoz, and D. A. Pierce. Behavioral model synthesis with cones. Design & Test of Computers, 5(3):22-30, July 1988.

Digital Library

[24]

{24} K. Wakabayashi. C-based synthesis experiences with a behavior synthesizer, "Cyber". In Proc. DATE, pp. 390-393, 1999.

Digital Library

[25]

{25} D. W. Wall. Limits of instruction-level parallelism. In Proc. ASPLOS, SIGPLAN Notices, 26(4):176-189, New York, NY, 1991.

Digital Library

[26]

{26} D. W. Wall. Speculative execution and instruction-level parallelism. T.R. TN-42, DEC Western Research Laboratory, Palo Alto, CA, Mar. 1994.

Cited By

Daigneault MDavid J(2014)Fast description and synthesis of control-dominant circuitsComputers and Electrical Engineering10.1016/j.compeleceng.2014.02.01140:4(1199-1214)Online publication date: 1-May-2014
https://dl.acm.org/doi/10.1016/j.compeleceng.2014.02.011
Triossi AOrlando SRaffaetà AFrühwirth TDe Schreye DJanssens GKing A(2012)Compiling CHR to parallel hardwareProceedings of the 14th symposium on Principles and practice of declarative programming10.1145/2370776.2370798(173-184)Online publication date: 19-Sep-2012
https://dl.acm.org/doi/10.1145/2370776.2370798
Middendorf LBobda CHaubelt CGroeneveld PSciuto DHassoun S(2012)Hardware synthesis of recursive functions through partial stream rewritingProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228583(1207-1215)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228583
Show More Cited By

Index Terms

The Challenges of Hardware Synthesis from C-Like Languages
1. Hardware
  1. Electronic design automation
    1. Hardware description languages and compilation
2. Software and its engineering
  1. Software notations and tools
    1. General programming languages
      1. Language types
        Concurrent programming languages
        Distributed programming languages
        Parallel programming languages

Recommendations

The Challenges of Synthesizing Hardware from C-Like Languages

This article presents one side of an ongoing debate on the appropriateness of C-like languages as hardware description languages. The article examines various features of C and their mapping to hardware, and makes a cogent argument that vanilla C is not ...
Compiling C-like languages to FPGA hardware: some novel approaches targeting data memory organisation
VoCS'08: Proceedings of the 2008 international conference on Visions of Computer Science: BCS International Academic Conference

This paper describes our approaches to raise the level of abstraction at which hardware suitable for accelerating computationally-intensive applications can be specified. Field-Programmable Gate Arrays (FPGAs) are becoming adopted as a computational ...
Optimized hardware synthesis for fpgas

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DATE '05: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

March 2005

630 pages

ISBN:0769522882

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society

United States

Publication History

Published: 07 March 2005

Check for updates

Qualifiers

Article

Conference

DATE05

Sponsor:

SIGDA

DATE05: Design, Automation and Test in Europe

March 7 - 11, 2005

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
15
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)1

Reflects downloads up to 13 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Daigneault MDavid J(2014)Fast description and synthesis of control-dominant circuitsComputers and Electrical Engineering10.1016/j.compeleceng.2014.02.01140:4(1199-1214)Online publication date: 1-May-2014
https://dl.acm.org/doi/10.1016/j.compeleceng.2014.02.011
Triossi AOrlando SRaffaetà AFrühwirth TDe Schreye DJanssens GKing A(2012)Compiling CHR to parallel hardwareProceedings of the 14th symposium on Principles and practice of declarative programming10.1145/2370776.2370798(173-184)Online publication date: 19-Sep-2012
https://dl.acm.org/doi/10.1145/2370776.2370798
Middendorf LBobda CHaubelt CGroeneveld PSciuto DHassoun S(2012)Hardware synthesis of recursive functions through partial stream rewritingProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228583(1207-1215)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228583
d’Amore R(2010)A Synthesis-Oriented VHDL CourseACM Transactions on Computing Education10.1145/1789934.178993610:2(1-24)Online publication date: 1-Jun-2010
https://dl.acm.org/doi/10.1145/1789934.1789936
Putnam ABennett DDellinger EMason JSundararajan PHutton MChow P(2008)CHiMPSProceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays10.1145/1344671.1344720(261-261)Online publication date: 24-Feb-2008
https://dl.acm.org/doi/10.1145/1344671.1344720
Taubin ACortadella JLavagno LKondratyev APeeters A(2007)Design automation of real-life asynchronous devices and systemsFoundations and Trends in Electronic Design Automation10.1561/10000000062:1(1-133)Online publication date: 1-Jan-2007
https://dl.acm.org/doi/10.1561/1000000006
Zaraket FAziz AKhurshid SStirewalt KEgyed AFischer B(2007)Sequential circuits for program analysisProceedings of the 22nd IEEE/ACM International Conference on Automated Software Engineering10.1145/1321631.1321650(114-123)Online publication date: 5-Nov-2007
https://dl.acm.org/doi/10.1145/1321631.1321650
Zaraket FAziz AKhurshid S(2007)Sequential Circuits for Relational AnalysisProceedings of the 29th international conference on Software Engineering10.1109/ICSE.2007.75(13-22)Online publication date: 24-May-2007
https://dl.acm.org/doi/10.1109/ICSE.2007.75
Hanna DDuChene M(2007)Executing large algorithms on low-capacity FPGAs using flowpath partitioning and runtime reconfigurationMicroprocessors & Microsystems10.1016/j.micpro.2006.10.00131:5(302-312)Online publication date: 1-Aug-2007
https://dl.acm.org/doi/10.1016/j.micpro.2006.10.001
Zergainoh NTambour LUrard PJerraya A(2006)Macrocell builderEURASIP Journal on Advances in Signal Processing10.1155/ASP/2006/286362006(65-65)Online publication date: 1-Jan-2006
https://dl.acm.org/doi/10.1155/ASP/2006/28636
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents