research-article

Single-Cycle Multihop Asynchronous Repeated Traversal: A SMART Future for Reconfigurable On-Chip Networks

Authors:

Anantha Chandrakasan,

Li-Shiuan PehAuthors Info & Claims

Computer, Volume 46, Issue 10

Pages 48 - 55

https://doi.org/10.1109/MC.2013.260

Published: 01 October 2013 Publication History

Abstract

Future scalability for kilo-core architectures requires solutions beyond the capabilities of protocol and software design. Single-cycle multihop asynchronous repeated traversal (SMART) creates virtual single-cycle paths across the shared network between cores, potentially offering significant reductions in runtime latency and energy expenditure.

Cited By

View all

Yang LLiu WChen PGuan NLi M(2017)Task Mapping on SMART NoCProceedings of the 54th Annual Design Automation Conference 201710.1145/3061639.3062323(1-6)Online publication date: 18-Jun-2017
https://dl.acm.org/doi/10.1145/3061639.3062323
Bogdan PPajic MPande PRaghunathan V(2016)Making the internet-of-things a realityProceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis10.1145/2968456.2973272(1-10)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1145/2968456.2973272
Duraisamy KLu HPande PKalyanaraman A(2016)High-Performance and Energy-Efficient Network-on-Chip Architectures for Graph AnalyticsACM Transactions on Embedded Computing Systems10.1145/296102715:4(1-26)Online publication date: 1-Sep-2016
https://dl.acm.org/doi/10.1145/2961027
Show More Cited By

Recommendations

A survey of research and practices of Network-on-chip

The scaling of microchip technologies has enabled large scale systems-on-chip (SoC). Network-on-chip (NoC) research addresses global communication in SoC, involving (i) a move from computation-centric to communication-centric design and (ii) the ...
Using NoC routers as processing elements
SBCCI '09: Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes

The integration technology has increased at the point where the development of Multi-Core processor architectures is a market reality nowadays. In this scenario, the interconnection network has a critical function when the number of cores increases, ...
Invited paper: Network-on-Chip design and synthesis outlook

With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor Systems-On-Chip (MPSoCs) consisting of complex integrated components communicating with each other at very high-speed rates. ...

Comments

Information & Contributors

Information

Published In

Computer Volume 46, Issue 10

October 2013

105 pages

ISSN:0018-9162

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 October 2013

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 04 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Yang LLiu WChen PGuan NLi M(2017)Task Mapping on SMART NoCProceedings of the 54th Annual Design Automation Conference 201710.1145/3061639.3062323(1-6)Online publication date: 18-Jun-2017
https://dl.acm.org/doi/10.1145/3061639.3062323
Bogdan PPajic MPande PRaghunathan V(2016)Making the internet-of-things a realityProceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis10.1145/2968456.2973272(1-10)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1145/2968456.2973272
Duraisamy KLu HPande PKalyanaraman A(2016)High-Performance and Energy-Efficient Network-on-Chip Architectures for Graph AnalyticsACM Transactions on Embedded Computing Systems10.1145/296102715:4(1-26)Online publication date: 1-Sep-2016
https://dl.acm.org/doi/10.1145/2961027
Chen XJha N(2016)Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request NetworkIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.253828424:10(3013-3026)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1109/TVLSI.2016.2538284
Li XDuraisamy KBogdan PMajumder TPande P(2016)Network-on-Chip-Enabled Multicore Platforms for Parallel Model Predictive ControlIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.252812124:9(2837-2850)Online publication date: 23-Aug-2016
https://dl.acm.org/doi/10.1109/TVLSI.2016.2528121
Cheng HZhan JZhao JXie YSampson JIrwin M(2015)Core vs. uncoreProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2747916(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2747916
Zhan JXie YSun G(2014)NoC-SprintingProceedings of the 51st Annual Design Automation Conference10.1145/2593069.2593165(1-6)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1145/2593069.2593165

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

Cited By

Recommendations

A survey of research and practices of Network-on-chip

Using NoC routers as processing elements

Invited paper: Network-on-Chip design and synthesis outlook

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations