Cited By
View all- Gimmler-Dumont CWehn N(2014)A Cross-Layer Reliability Design Methodology for Efficient, Dependable Wireless ReceiversACM Transactions on Embedded Computing Systems10.1145/258466613:4s(1-29)Online publication date: 1-Apr-2014
Design of voltage overscaled low-power trellis decoders in presence of process variations
Authors: 
Yang Liu, Tong Zhang, Jiang HuAuthors Info & Claims
Yang Liu, Tong Zhang, Jiang HuAuthors Info & ClaimsPages 439 - 443
Abstract
In hardware implementations of many signal processing functions, timing errors on different circuit signals may have largely different importance with respect to the overall signal processing performance. This motivates us to apply the concept of unequal error tolerance to enable the use of voltage overscaling at minimal signal processing performance degradation. Realization of unequal error tolerance involves two main issues, including how to quantify the importance of each circuit signal and how to incorporate the importance quantification into signal processing circuit design. We developed techniques to tackle these two issues and applied them to two types of trellis decoders including Viterbi decoder for convolutional code decoding and Max-Log-Maximum A Posteriori (MAP) decoder for Turbo code decoding. Simulation results demonstrated promising energy saving potentials of the proposed design solution on both trellis decoding computation and memory storage at small decoding performance degradation.
References
[1]
A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, no. 4, pp. 498-523, Apr. 1995.
[2]
R. Gonzalez, B. M. Gordon, and M. A. Horowitz, "Supply and threshold voltage sealing for low power CMOS," IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1210-1216, Aug. 1997.
[3]
G. Karakonstantis, N. Banerjee, K. Roy, and C. Chakrabarti, "Design methodology to trade off power, output quality and error resiliency: Application to color interpolation filtering," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., Nov. 2007, pp. 199-204.
[4]
N. R. Shanbhag, "Reliable and energy-efficient digital signal processing," in Proc. Des. Autom. Conf., Jun. 2002, pp. 830-835.
[5]
S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "A self-tuning DVS processor using delay-error detection and correction," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 792-804, Apr. 2006.
[6]
J. P. Fishburn, "Clock skew optimization," IEEE Trans. Computers, vol. 39, no. 7, pp. 945-951, Jul. 1990.
[7]
R. B. Deokar and S. S. Sapatnekar, "A graph-theoretic approach to clock skew optimization," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 1994, pp. 407-410.
[8]
J. L. Neves and E. G. Friedman, "Optimal clock skew scheduling tolerant to process variations," in Proc. Des. Autom. Conf. (DAC), Jun. 1996, pp. 623-628.
[9]
Y. Liu, T. Zhang, and J. Hu, "Low power trellis decoder with over-scaled supply voltage," in Proc. IEEE Workshop Signal Process. Syst. (SiPS): Des. Implementation, 2006, pp. 205-208.
[10]
A. Agarwal, V. Zolotov, and D. T. Blaauw, "Statistical timing analysis using bounds and selective enumeration," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 9, pp. 1243-1260, Sep. 2003.
[11]
H. Chang and S. S. Sapatnekar, "Statistical timing analysis under spatial correlations," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, no. 9, pp. 1467-1482, Sep. 2005.
[12]
Y. Lu, C. N. Sze, X. Hong, Q. Zhou, Y. Cai, L. Huang, and J. Hu, "Register placement for low power clock network," in Proc. Asia South Pacific Des. Autom. Conf. (ASP-DAC), Jan. 2005, pp. 588-593.
[13]
J. Hagenauer, E. Offer, and L. Papke, "Iterative decoding of binary block and convolutional codes," IEEE Trans. Inform. Theory, vol. 42, no. 3, pp. 429-445, Mar. 1996.
[14]
J. H. Han, A. T. Erdogan, and T. Arslan, "High speed Max-Log-Map turbo SISO decoder implementation using branch metric normalization," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, May 2005, pp. 173-178.
[15]
R. Hegde and N. R. Shanbhag, "Soft digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 6, pp. 813-823, Dec. 2001.
[16]
Y.-N. Chang, H. Suzuki, and K. K. Parhi, "A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 826-834, Jun. 2000.
[17]
G. Feygin and P. Gulak, "Architectural tradeoffs for survivor sequence memory management in Viterbi decoders," IEEE Trans. Commun., vol. 41, no. 3, pp. 425-429, Mar. 1993.
[18]
Li H.-L and C. Chakrabarti, "A new architecture for the Viterbi decoder for code rate k/n," IEEE Trans. Commun., vol. 44, no. 2, pp. 158-164, Feb. 1996.
[19]
C.-C. Lin, Y.-H. Shih, H.-C. Chang, and C.-Y. Lee, "Design of a power-reduction Viterbi decoder for WLAN applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 6, pp. 1148-1156, Jun. 2005.
[20]
F.J. Kurdahi, A. M. Eltawil, Y.-H. Park, R. N. Kanj, and S. R. Nassif, "System-level sram yield enhancement," in Proc. Int. Symp. Quality Electron. Des., Mar. 2006, p. 6.
Index Terms
- Design of voltage overscaled low-power trellis decoders in presence of process variations
Index terms have been assigned to the content through auto-classification.
Recommendations
High-speed low-power viterbi decoder design for TCM decoders
High-speed, low-power design of Viterbi decoders for trellis coded modulation (TCM) systems is presented in this paper. It is well known that the Viterbi decoder (VD) is the dominant module determining the overall power consumption of TCM decoders. We ...
Unequal Error Protection Based on DVFS for JSCD in Low-Power Portable Multimedia Systems
This article presents a low-power decoder design for joint source-channel decoding (JSCD) based on a novel unequal error protection (UEP) scheme over additive white gaussian noise (AWGN) channels. Conventional JSCD schemes, adopting low-density parity ...
Low-floor decoders for LDPC codes
One of the most significant impediments to the use of LDPC codes in many communication and storage systems is the error-rate floor phenomenon associated with their iterative decoders. The error floor has been attributed to certain subgraphs of an LDPC ...
Comments
Information & Contributors
Information
Published In
Copyright © 2009.
Publisher
IEEE Educational Activities Department
United States
Publication History
Published: 01 March 2009
Revised: 08 February 2008
Received: 09 October 2007
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 11 Aug 2024
Other Metrics
Citations
Cited By
View all- Gimmler-Dumont CWehn N(2014)A Cross-Layer Reliability Design Methodology for Efficient, Dependable Wireless ReceiversACM Transactions on Embedded Computing Systems10.1145/258466613:4s(1-29)Online publication date: 1-Apr-2014
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in