Article

System-level architectural exploration using allocation-on-demand technique

Authors:

Qiang Wu,

Jinian Bian,

Hongxi XueAuthors Info & Claims

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Pages 1296 - 1298

https://doi.org/10.1145/1120725.1121047

Published: 18 January 2005 Publication History

Get Access

Abstract

Architectural exploration is very important in embedded system design and SoC design. In this paper, a new heuristic algorithm using the allocation-on-demand technique is proposed to solve this problem. Unlike previous research efforts, this algorithm allocates new resources only when it fails to schedule tasks under the performance constraints. So the resource costs of the system increase monotonously in running, which is apt to determine the feasibility of current solution earlier. Experimental results show that this approach is helpful for an efficient architectural exploration process.

References

[1]

Wayne Wolf. Computers as Components: Principles of Embedded Computing System Design. San Francisco: Morgan Kaufmann Publishers, 2001.

Digital Library

Google Scholar

[2]

Wayne Wolf. Modern VLSI Design: System-on-Chip Design, 3rd ed. Upper Saddle River, N.J.: Prentice Hall PTR, 2002.

Digital Library

Google Scholar

[3]

L. Lavagno, et al. Hardware-Software Co-Design of Embedded Systems: The Polis Approach, Kluwer Academic Press, 1997.

Google Scholar

[4]

D. Gajski, F. Vahid, S. Narayan and J. Gong. SpecSyn: An Environment Supporting the Specify-Explore-Refine Paradigm for Hardware/Software System Design. IEEE Trans. on Very Large Scale Integration Systems, Vol. 6, No. 1, pp. 84--100, 1998.

Digital Library

Google Scholar

[5]

J. Peng, S. Abdi and D. Gajski. Automatic Model Refinement for Fast Architecture Exploration. Proc. of ASP-DAC, Bangalore, India. pp. 332 -- 337, Jan., 2002.

Digital Library

Google Scholar

[6]

M. A. Dziri, F. Samet, F. R. Wagner, et al. Combining architecture exploration and a path to implementation to build a complete SoC design flow from system specification to RTL. Proc. of ASP-DAC, pp. 219--224, Jan 2003.

Digital Library

Google Scholar

[7]

M. P. Véstias, H. C. Neto. System-Level Co-Synthesis of Dataflow Dominated Applications on Reconfigurable Hardware/Software Architectures. Proc. of IEEE Intl. Workshop on Rapid System Prototyping, pp. 130--137, July 2002.

Digital Library

Google Scholar

[8]

S. Prakash, A. Parker. A Design Method for Optimal Synthesis of Application-Specific Heterogeneous Multiprocessor Systems, Proc. of IEEE Workshop on Heterogeneous Processing, pp. 75--80, March 1992.

Crossref

Google Scholar

[9]

W. Wolf, An Architectural Co-Synthesis Algorithm for Distributed Embedded Computing Systems, IEEE Transactions on VLSI Systems, vol.5, no.2, pp.218--229, Jun. 1997.

Digital Library

Google Scholar

[10]

Y. Xie, W. Wolf. Allocation and Scheduling of Conditional Task Graphs in Co-synthesis. Proceedings of the Design Automation and Test in Europe. Munich, Germany. pp. 620--625. March, 2001.

Digital Library

Google Scholar

[11]

R. P. Dick, D. R. Rhodes, W. H. Wolf. TGFF: Task Graphs for Free. Proceedings of CODES, pp. 97--101, March 1998.

Digital Library

Google Scholar

Cited By

View all

Wu QLi RWang WXie WBian JWang YWang H(2005)Extend Force-directed Scheduling for System-level Synthesis in Timeconstrained System-on-Chip DesignProceedings of the Second International Conference on Embedded Software and Systems10.1109/ICESS.2005.54(174-180)Online publication date: 16-Dec-2005
https://dl.acm.org/doi/10.1109/ICESS.2005.54

System-level architectural exploration using allocation-on-demand technique
1. Theory of computation
  1. Design and analysis of algorithms
    1. Approximation algorithms analysis
  2. Theory and algorithms for application domains
    1. Machine learning theory
      1. Reinforcement learning

Recommendations

Visualization of Computer Architecture Simulation Data for System-Level Design Space Exploration
SAMOS '09: Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation

System-level computer architecture simulations create large volumes of simulation data to explore alternative architectural solutions. Interpreting and drawing conclusions from this amount of simulation results can be extremely cumbersome. In other ...
Resource reconstruction algorithms for on-demand allocation in virtual computing resource pool

Resource reconstruction algorithms are studied in this paper to solve the problem of resource on-demand allocation and improve the efficiency of resource utilization in virtual computing resource pool. Based on the idea of resource virtualization and ...
System-level bus-based communication architecture exploration using a pseudoparallel algorithm

Growing complexity in system-on-a-chip (SoC) design demands effective approaches to explore various architectures quickly for the target applications. With the common use of intellectual properties (IPs) in SoC and the large amount of data interchanges ...

Comments

Information & Contributors

Information

Published In

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

January 2005

1495 pages

ISBN:0780387376

DOI:10.1145/1120725

General Chair:
Ting-Ao Tang
Fudan University, Shanghai, P. R. China

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASPDAC05

Sponsor:

SIGDA

ASPDAC05: Asia and South Pacific Design Automation Conference

January 18 - 21, 2005

Shanghai, China

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
80
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Wu QLi RWang WXie WBian JWang YWang H(2005)Extend Force-directed Scheduling for System-level Synthesis in Timeconstrained System-on-Chip DesignProceedings of the Second International Conference on Embedded Software and Systems10.1109/ICESS.2005.54(174-180)Online publication date: 16-Dec-2005
https://dl.acm.org/doi/10.1109/ICESS.2005.54

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Visualization of Computer Architecture Simulation Data for System-Level Design Space Exploration

Resource reconstruction algorithms for on-demand allocation in virtual computing resource pool

System-level bus-based communication architecture exploration using a pseudoparallel algorithm

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Recommendations

Visualization of Computer Architecture Simulation Data for System-Level Design Space Exploration

Resource reconstruction algorithms for on-demand allocation in virtual computing resource pool

System-level bus-based communication architecture exploration using a pseudoparallel algorithm

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations