Embedded memory binding in FPGAs
Pages 457 - 462
Abstract
Embedded memory blocks have been integrated infield-programmable gate-arrays (FPGAs) for over a decade. Their count, as well as their capacity and the number of configurations, has increased over time. This growth poses unique challenges to binding the large number of embedded memory blocks to the data vectors that exist in the applications mapped onto FPGAs. In this paper we discuss how this challenge can be addressed algorithmically.
References
[1]
Altera-Co. Url: www.altera.com, 2009. {Online}.
[2]
L. Benini and G. DeMichelli. A survey of boolean matching techniques for library binding. ACM Transaction on Design Automation of Electronic Systems (TODAES), 2(3):193--226, July 1997.
[3]
J. Cong and Y. Ding. Combinational logic synthesis for LUT based field programmable gate arrays. ACM Transaction on Design Automation of Electronic Systems (TODAES), 1(2):145--204, April 1996.
[4]
S. P. Fekete and J. Schepers. Lecture Notes in Computer Science, chapter A new exact algorithm for general orthogonal d-dimensional knapsack problems, pages 144--156. Springer Berlin / Heidelberg, 1997.
[5]
P. K. Jha and N. D. Dutt. Library mapping for memories. pages 288--292. IEEE European Design and Test Conference, 1997.
[6]
K. S. Khouri, G. Lakshminarayana, and N. K. Jha. Memory binding for performance optimization of control-flow intensive behavioral descriptions. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(5):513--524, May 2005.
[7]
C. Kulkarni, C. Ghez, M. Miranda, F. Catthoor, and H. de Man. Cache conscious data layout organization for embedded multimedia applications. pages 686--693. IEEE/ACM Design, Automation, and Test in Europe (DATE), 2001.
[8]
I. Ouaiss and R. Vemuri. Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers. pages 650--657. IEEE/ACM Design, Automation, and Test in Europe (DATE), 2001.
[9]
P. R. Panda, N. D. Dutt, A. Nicolau, F. Catthoor, A. Vandecappelle, E. Brockmeyer, C. Kulkarni, and E. DeGreef. Data memory organization and optimizations in application-specific systems. IEEE Design & Test of Computers, 18(3):56--68, May 2001.
[10]
H. Schmit and D. E. Thomas. Synthesis of application-specific memory designs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(1):101--111, March 1997.
[11]
Xilinx-Co. Url: www.xilinx.com, 2009. {Online}.
Index Terms
- Embedded memory binding in FPGAs
Recommendations
Efficient multi-ported memories for FPGAs
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arraysMulti-ported memories are challenging to implement with FPGAs since the provided block RAMs typically have only two ports. We present a thorough exploration of the design space of FPGA-based soft multi-ported memories by evaluating conventional ...
High-Throughput Re-configurable content-addressable memory on FPGAs
ITCC '19: Proceedings of the 2019 International Conference on Information Technology and Computer CommunicationsContent-addressable memory (CAM) is a searching memory which provides the address of the search key in a single clock cycle. High speed lookup operation of CAM makes it extremely attractive in security, in-memory computing, distributed systems and ...
N-port memory mapping for LUT-based FPGAs
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysAs current FPGAs grow in logic capacity, they are widely used to implement entire systems. In some specific applications, such as our embedded multi-core processor TriBA[1],user memory models are not limited to single-port or dual-port. Thus, we need a ...
Comments
Information & Contributors
Information
Published In
Copyright © 2010 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CEDA
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 13 June 2010
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
DAC '10
Sponsor:
- EDAC
- SIGDA
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 121Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 28 Jul 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in