article

Free access

A new page table for 64-bit address spaces

Authors:

M. Talluri,

M. D. Hill,

Y. A. KhalidiAuthors Info & Claims

ACM SIGOPS Operating Systems Review, Volume 29, Issue 5

Pages 184 - 200

https://doi.org/10.1145/224057.224071

Published: 03 December 1995 Publication History

PDF eReader

References

[1]

A. Agarwal, M. Horowitz, j. Hennessy. Cache Performance of Operating Systems and Multiprogramming Workloads. ACM Trans. on Computer Systems, 6(4):393- 431, November 1988.]]

Digital Library

Google Scholar

[2]

Andrew W. Appel and David B. McQueen. Standard ML of New Jersey. In Proc. Third International Symposium on Programming Language implementation and Logic Programming, pages 1-13, August 1991.]]

Google Scholar

[3]

David Bailey, John Barton, Thomas Lasinski, Horst Simon. The NAS Parallel Benchmarks. Intl. Journal of Supercompurer Applications, 5(3):63-73, Fall 1991.]]

Digital Library

Google Scholar

[4]

Kavita Bala, M. Frans Kaashoek, William E. Weihl. Software prefetching and caching for translation lookaside buffers. In Proc. First Symposium on Operating System Design and Implementation (OSDI), pages 243-253, November 1994.]]

Digital Library

Google Scholar

[5]

Albert Chang and Mark F. Mergen. 801 Storage: Architecture and Programming. ACM Trans. on Computer Systems, 6(1 ):28-50, February 1988.]]

Digital Library

Google Scholar

[6]

David Chih-Wei Chang and et al. Microarchitecture of HaL's Memory Management Unit. Compcon Digest of Papers, pages 272-279, March 1995.]]

Google Scholar

[7]

J. S. Chase, H. M. Levy, M. I. Feeley, E. D. Lazowska. Sharing and Protection in a Single-Address-Space Operating System. ACM Transactions on Computer Systems, 12(4):271-307, November 1994.]]

Digital Library

Google Scholar

[8]

Peter J. Denning. Virtual Memory. Computing Surveys, 2(3):153-189, September 1970.]]

Digital Library

Google Scholar

[9]

I. R. Eykholt, S. R. Kleiman, S. Barton, R. Faulkner, A. Shivalingiah, M. Smith, D. Stein, J. Voll, M. Weeks, D. Williams. Beyond Multiprocessing: Multithreading the SunOS Kernel. In Proc. of the Summer USENIX Conference, pages 11-18, June 1992.]]

Google Scholar

[10]

James R. Goodman. Using Cache Memory to Reduce Processor-Memory Traffic. In Proc. of the Tenth Annual International Symposium on Computer Architecture, pages 124-131, Stockholm Sweden, June 1983.]]

Digital Library

Google Scholar

[11]

lohn L Hennessy and David A Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann Publishers Inc., 1990.]]

Digital Library

Google Scholar

[12]

Mark D. Hill and Alan Jay Smith. Experimental Evaluation of On-Chip Microprocessor Cache Memories. In Proc. of the 11 th Annual International Symposium on Computer Architecture, pages 158--166, Ann Arbor MI, June 1984.]]

Digital Library

Google Scholar

[13]

Mark D. Hill. Aspects of Cache Memory and Instruction Buffer Performance. Ph.D. thosis, University of California, Berkeley, November 1987.]]

Digital Library

Google Scholar

[14]

Jerry Huck and lira Hays. Architectural Support for Translation Table Management in Large Address Space Machines. in Proc. of the 20th Annual International Symposium on Computer Architecture, pages 39-50, May 1993.]]

Digital Library

Google Scholar

[15]

IBM Systeml38 technical developments. IBM, 1978. Order no G580-0237.]]

Google Scholar

[16]

Gerry Kane and Joe Heinrich. bliPS RISC Architecture. Prentice Hall, 1992.]]

Digital Library

Google Scholar

[17]

Yousef Khalicli, Madhusudhan Talluri, Michael N. Nelson, Dock Williams. Virtual Memory Support for Multiple Page Sizes. In Proc. of the Fourth Workshop on Workstation Operating Systems, pages 104-109, October 1993.]]

Google Scholar

[18]

Yousef A. Khalidi, Vikram P. loshi, Dock Williams. A Study of the Structure and Performance of MMU Handling Software. Technical Report TR-94-28, Sun Microsystems Laboratories, 1994.]]

Digital Library

Google Scholar

[19]

Donald E. Knuth. The Art of Computer Programming, Volume 3. Addison Wesley, 1968. Second Printing.]]

Digital Library

Google Scholar

[20]

Ruby B. Lee. Precision Architecture. IEEE Computer, 22(1):78-91, January 1989.]]

Digital Library

Google Scholar

[21]

H. M. Levy and P. H. Lipman. Virtual Memory Management in the VAXNMS Operating System. IEEE Computer, 15(3):35-41, March 1982.]]

Google Scholar

[22]

Jochen Liedtke. Address Space Sparsity and Fine Granularity. Operating Systems Review, 29(1 ):87-90, January 1995.]]

Digital Library

Google Scholar

[23]

J. S. Liptay. Structural aspects of the System/360 Model 85, Part II: the cache. IBM Systems Journal, 7(1):15-21, 1968.]]

Digital Library

Google Scholar

[24]

Cathay May, Ed Silha, Rick Simpson, Hank Warren. The PowerPC Architecture. Morgan Kaufman Publishers, May 1994.]]

Google Scholar

[25]

Milan Milenkovic. Microprocessor Memory Management Units. IEEE Micro, 10(2):70-85, April 1990.]]

Digital Library

Google Scholar

[26]

R. Morris. Scatter Storage Techniques. Communications ofthe ACM, 11(1):38-43, January 1968.]]

Digital Library

Google Scholar

[27]

David Nagle, Richard Uhlig, Tim Stanley, Stuart Sechrest, Trevor Mudge, Richard Brown. Design Tradeoffs for Software-Managed TLBs. ACM Trans. on Computer Systems, 12(3):175-205, August 1994.]]

Digital Library

Google Scholar

[28]

E.I. Organick. The Multics System: An Examination of lts Structure. MIT Press, Cambridge, MA, 1972.]]

Digital Library

Google Scholar

[29]

Raghu Ramakrishnan, Divesh Srivastava, S. Sudarshan, Praveen Seshadri. Implementation of the CORAL Deductive Database System. In Proceedings of ACM SIGMOD International Conference on Management of Data, 1993.]]

Digital Library

Google Scholar

[30]

lohn H. Reppy. A High-performance Garbage Collector for Standard ML, 1994. AT&T Bell Labs Technical Memo.]]

Google Scholar

[31]

Ted Romer, Wayne Ohkich, Anna Karlin, Brian Bershad. Reducing TLB and Memory Overhead Using Online Superpage Promotion. In Proc. of the 22nd Annual International Symposium on Computer Architecture, pages 176-187, lune 1995.]]

Digital Library

Google Scholar

[32]

J. Rosenberg and D. A. Abramson. MONAD PC: A Capability Based Workstation to Support Software Engineering. In Proc. of the 18th Hawaii International Conference on System Sciences, pages 222-231, 1985.]]

Google Scholar

[33]

Ed Silha. The PowerPC Architecture, IBM RISC System/ 6000 Technology, Volume//. IBM Corp., 1993.]]

Google Scholar

[34]

Jaswinder Pal Singh, WoN-Dietrich Weber, Anoop Gupta. SPLASH: Stanford Parallel Applications for Shared Memory. Computer Architecture News, 20(1):5-44, March 1992.]]

Digital Library

Google Scholar

[35]

Richard L. Sites. Alpha AXP Architecture. Communications of the ACM, 36(2):33-44, February 1993.]]

Digital Library

Google Scholar

[36]

SPARC International Inc. The SPARC Architecture Manual, Version 8, 1991.]]

Digital Library

Google Scholar

[37]

SPEC. SPEC Newsletter, 3(4), December 1991.]]

Google Scholar

[38]

Madhusudhan Talluri, Shing Kong, Mark D. Hill, David A. Patterson. Tradeoffs in Supporting Two Page Sizes. In Proc of the 19th Annual International Symposium on Computer Architecture, pages 415-424, May 1992.]]

Digital Library

Google Scholar

[39]

Madhusudhan Talluri, Yousef A. Khahdi, Dock Williams, Vikram Joshi. Virtual Memory Computer System Address Translation Mechanism that Supports Multiple Page Sizes. Patent apphcation fried, Serial No. 08/139,549, Sun Microsystems, October 1993. (Accepted 1995).]]

Google Scholar

[40]

Madhusudhan Talluri and Mark D. Hill. Surpassing the TLB performance of Superpages with Less Operating System Support. In Proc of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 171-182, October 1994.]]

Digital Library

Google Scholar

[41]

Madhusudhan Talluri. Use of Superpages and Subblocking in the Address Translation Hierarchy. Ph.D. thesis, University of Wisconsin-Madison Computer Sciences, August 1995. Technical Report #1277.]]

Digital Library

Google Scholar

[42]

Shreekant S. Thakkar and Alan E. Knowles. A High-Performance Memory Management Scheme. IEEE Computer, pages 8-22, May 1986.]]

Digital Library

Google Scholar

[43]

K. Thompson and D. M. Ritchie. The UNIX Time-Sharing System. Communications of the ACM, 17(7):365-375, July 1974.]]

Digital Library

Google Scholar

[44]

Hyuck Yoo and Tom Rogers. UNiX Kernel Support for OLTP Performance. In 1993 Winter USENIX Conference, pages 241-247, January 1993.]]

Google Scholar

[45]

Robert Yung. UltraSPARC-I (Spitfire) Architecture. Technical report, Sun Microsystems, April 1995.]]

Google Scholar

Cited By

View all

Yoon HLee M(2022)SGXDump: A Repeatable Code-Reuse Attack for Extracting SGX Enclave MemoryApplied Sciences10.3390/app1215765512:15(7655)Online publication date: 29-Jul-2022
https://doi.org/10.3390/app12157655
Ainsworth SJones TWang ZWrigstad T(2021)Compendia: reducing virtual-memory costs via selective densificationProceedings of the 2021 ACM SIGPLAN International Symposium on Memory Management10.1145/3459898.3463902(52-65)Online publication date: 22-Jun-2021
https://dl.acm.org/doi/10.1145/3459898.3463902
Deng ZZhang LFranklin DChong F(2015)Herniated Hash TablesProceedings of the 2015 International Symposium on Memory Systems10.1145/2818950.2818981(247-257)Online publication date: 5-Oct-2015
https://dl.acm.org/doi/10.1145/2818950.2818981
Show More Cited By

Recommendations

Introducing the Intel i860 64-Bit Microprocessor

The authors describe the single-chip i860 CPU, a 64-bit, RISC (reduced-instruction-set-computer)-based microprocessor that executes parallel instructions using mainframe and supercomputer architectural concepts. They designed the 1,000,000-transistor, ...
Speculative register promotion using Advanced Load Address Table (ALAT)
CGO '03: Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization

The pervasive use of pointers with complicated patterns in C programs often constrains compiler alias analysis to yield conservative register allocation and promotion. Speculative register promotion with hardware support has the potential to more ...
Performance characterization of the 64-bit x86 architecture from compiler optimizations' perspective
CC'06: Proceedings of the 15th international conference on Compiler Construction

Intel Extended Memory 64 Technology (EM64T) and AMD 64-bit architecture (AMD64) are emerging 64-bit x86 architectures that are fully x86 compatible. Compared with the 32-bit x86 architecture, the 64-bit x86 architectures cater some new features to ...

Comments

Information & Contributors

Information

Published In

cover image ACM SIGOPS Operating Systems Review

ACM SIGOPS Operating Systems Review Volume 29, Issue 5

Dec. 3, 1995

324 pages

ISSN:0163-5980

DOI:10.1145/224057

Editor:
Michael B. Jones

Issue’s Table of Contents

SOSP '95: Proceedings of the fifteenth ACM symposium on Operating systems principles
December 1995
332 pages
ISBN:0897917154
DOI:10.1145/224056
Editor:
Michael B. Jones

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 December 1995

Published in SIGOPS Volume 29, Issue 5

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

76
Total Citations
View Citations
2,060
Total Downloads

Downloads (Last 12 months)244
Downloads (Last 6 weeks)36

Reflects downloads up to 16 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Yoon HLee M(2022)SGXDump: A Repeatable Code-Reuse Attack for Extracting SGX Enclave MemoryApplied Sciences10.3390/app1215765512:15(7655)Online publication date: 29-Jul-2022
https://doi.org/10.3390/app12157655
Ainsworth SJones TWang ZWrigstad T(2021)Compendia: reducing virtual-memory costs via selective densificationProceedings of the 2021 ACM SIGPLAN International Symposium on Memory Management10.1145/3459898.3463902(52-65)Online publication date: 22-Jun-2021
https://dl.acm.org/doi/10.1145/3459898.3463902
Deng ZZhang LFranklin DChong F(2015)Herniated Hash TablesProceedings of the 2015 International Symposium on Memory Systems10.1145/2818950.2818981(247-257)Online publication date: 5-Oct-2015
https://dl.acm.org/doi/10.1145/2818950.2818981
Szmajda CHeiser G(2003)Variable Radix Page Table: A Page Table for Modern ArchitecturesAdvances in Computer Systems Architecture10.1007/978-3-540-39864-6_24(290-304)Online publication date: 2003
https://doi.org/10.1007/978-3-540-39864-6_24
Lopriore L(2002)Access Control Mechanisms in a Distributed, Persistent Memory SystemIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2002.104188313:10(1066-1083)Online publication date: 1-Oct-2002
https://dl.acm.org/doi/10.1109/TPDS.2002.1041883
Kwon OLee YPark JJang STak BHong S(2024)Distributed Page Table: Harnessing Physical Memory as an Unbounded Hashed Page Table2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO61859.2024.00013(36-49)Online publication date: 2-Nov-2024
https://doi.org/10.1109/MICRO61859.2024.00013
Weng WUta ARellermeyer J(2024)Brug: An Adaptive Memory (Re-)Allocator2024 IEEE 24th International Symposium on Cluster, Cloud and Internet Computing (CCGrid)10.1109/CCGrid59990.2024.00017(67-76)Online publication date: 6-May-2024
https://doi.org/10.1109/CCGrid59990.2024.00017
Gosakan KHan JKuszmaul WMubarek IMukherjee NSriram KTagliavini GWest EBender MBhattacharjee AConway AFarach-Colton MGandhi JJohnson RKannan SPorter DAamodt TJerger NSwift M(2023)Mosaic Pages: Big TLB Reach with Small PagesProceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 310.1145/3582016.3582021(433-448)Online publication date: 25-Mar-2023
https://dl.acm.org/doi/10.1145/3582016.3582021
Stojkovic JMantri NSkarlatos DXu TTorrellas J(2023)Memory-Efficient Hashed Page Tables2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA56546.2023.10071061(1221-1235)Online publication date: Feb-2023
https://doi.org/10.1109/HPCA56546.2023.10071061
Yoon HLee M(2022)SGXDump: A Repeatable Code-Reuse Attack for Extracting SGX Enclave MemoryApplied Sciences10.3390/app1215765512:15(7655)Online publication date: 29-Jul-2022
https://doi.org/10.3390/app12157655
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Introducing the Intel i860 64-Bit Microprocessor

Speculative register promotion using Advanced Load Address Table (ALAT)

Performance characterization of the 64-bit x86 architecture from compiler optimizations' perspective