Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
article
Free access

Bounding Fan-out in Logical Networks

Published: 01 January 1984 Publication History
  • Get Citation Alerts
  • First page of PDF

    References

    [1]
    GOLUMa~, M.C.Combinatorial merging. IEEE Trans. Comput 25, 11 (Nov. 1976), 1164-1167.
    [2]
    Hoovv.g, H.J.Some topics m circuit complexity. M.Se. Thesis, Univ. of Toronto, 1979.
    [3]
    HOOVER, HJ., KLAWE, M.M., AND PIPPENGER, N.J. Bounding fan.out in logical networks. Tech. Rep. RJ3184, IBM Research Lab., San Jose, Calif, 1981.
    [4]
    HUFFMAN, D.A. A method for the construction of minimum redundancy codes. Proc IRE 40 (1952), 1098-1101.
    [5]
    JELINEK, F. Probabthsttc reformation theory. McGraw-Hill, New York, 1968.
    [6]
    MULLER, D.E. Complexity in electronic switching circuits. IRE Trans. EC 5 (1956), 15-19.
    [7]
    SAVAGe, J.E. The Complexity of Computing. Wiley, New York, 1976.
    [8]
    STRASSEN, V. Bereehnung und Programm I. Acta Inf. 1 (1972), 320-335.

    Cited By

    View all
    • (2024)Fanout-Bounded Logic Synthesis for Emerging TechnologiesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.333944043:5(1415-1428)Online publication date: May-2024
    • (2023)Fanout-Bounded Logic Synthesis for Emerging Technologies - A Top-Down Approach2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137314(1-6)Online publication date: Apr-2023
    • (2020)Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency2020 57th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18072.2020.9218718(1-6)Online publication date: Jul-2020
    • Show More Cited By

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image Journal of the ACM
    Journal of the ACM  Volume 31, Issue 1
    Jan. 1984
    188 pages
    ISSN:0004-5411
    EISSN:1557-735X
    DOI:10.1145/2422
    Issue’s Table of Contents

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 01 January 1984
    Published in JACM Volume 31, Issue 1

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)54
    • Downloads (Last 6 weeks)7
    Reflects downloads up to 12 Aug 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2024)Fanout-Bounded Logic Synthesis for Emerging TechnologiesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.333944043:5(1415-1428)Online publication date: May-2024
    • (2023)Fanout-Bounded Logic Synthesis for Emerging Technologies - A Top-Down Approach2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10137314(1-6)Online publication date: Apr-2023
    • (2020)Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency2020 57th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18072.2020.9218718(1-6)Online publication date: Jul-2020
    • (2018)Rapid Triggering Capability Using an Adaptive Overlay during FPGA DebugACM Transactions on Design Automation of Electronic Systems10.1145/324104523:6(1-25)Online publication date: 6-Dec-2018
    • (2018)ADAMProceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/3174243.3174247(189-198)Online publication date: 15-Feb-2018
    • (2017)Binary Adder Circuits of Asymptotically Minimum Depth, Linear Size, and Fan-Out TwoACM Transactions on Algorithms10.1145/314721514:1(1-18)Online publication date: 14-Dec-2017
    • (2016)Logic SynthesisElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-4(27-55)Online publication date: 14-Apr-2016
    • (2016)On the parallel computation thesisLogic Journal of IGPL10.1093/jigpal/jzw00824:3(346-374)Online publication date: 14-Mar-2016
    • (2015)Technology-Dependent Logic OptimizationProceedings of the IEEE10.1109/JPROC.2015.2484299103:11(2004-2020)Online publication date: Nov-2015
    • (2015)Fundamental Underpinnings of Reconfigurable Computing ArchitecturesProceedings of the IEEE10.1109/JPROC.2014.2387696103:3(355-378)Online publication date: Mar-2015
    • Show More Cited By

    View Options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Get Access

    Login options

    Full Access

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media