research-article

Constraint abstraction for vectorless power grid verification

Authors:

Xuanxing Xiong,

Jia WangAuthors Info & Claims

DAC '13: Proceedings of the 50th Annual Design Automation Conference

Article No.: 87, Pages 1 - 6

https://doi.org/10.1145/2463209.2488841

Published: 29 May 2013 Publication History

Abstract

Vectorless power grid verification is a formal approach to analyze power supply noises across the chip without detailed current waveforms. It is typically formulated and solved as linear programs, which demand intensive computational power, especially for large-scale power grids. In this paper, we propose a constraint abstraction technique to reduce the computation cost of vectorless verification. The boundary condition of a subgrid is modeled by boundary constraints, which enable efficient calculation of conservative bounds of power supply noises in a divide-and-conquer manner. Experimental results show that the proposed approach achieves significant speedup over prior art while maintaining good solution quality.

References

[1]

N. Abdul Ghani and F. N. Najm. Power grid verification using node and branch dominance. In Proc. Design Automation Conf. (DAC), pages 682--687, Jun. 2011.

Digital Library

[2]

N. H. Abdul Ghani and F. N. Najm. Handling inductance in early power grid verification. In Proc. Int. Conf. Computer-Aided Design (ICCAD), pages 127--134, Nov. 2006.

Digital Library

[3]

N. H. Abdul Ghani and F. N. Najm. Fast vectorless power grid verification using an approximate inverse technique. In Proc. Design Automation Conf. (DAC), pages 184--189, Jul. 2009.

Digital Library

[4]

N. H. Abdul Ghani and F. N. Najm. Fast vectorless power grid verification under an RLC model. IEEE Trans. Computer-Aided Design, 30(5):691--703, May 2011.

Digital Library

[5]

Abhishek and F. N. Najm. Incremental power grid verification. In Proc. Design Automation Conf. (DAC), pages 151--156, Jun. 2012.

Digital Library

[6]

M. Avci and F. N. Najm. Early P/G grid voltage integrity verification. In Proc. Int. Conf. Computer-Aided Design (ICCAD), pages 816--823, Nov. 2010.

Digital Library

[7]

C.-K. Cheng, P. Du, A. B. Kahng, G. K. H. Pang, Y. Wang, and N. Wong. More realistic power grid verification based on hierarchical current and power constraints. In Proc. Int. symp. Physical Design (ISPD), pages 159--166, Mar. 2011.

Digital Library

[8]

I. A. Ferzli, F. N. Najm, and L. Kruse. A geometric approach for early power grid verification using current constraints. In Proc. Int. Conf. Computer-Aided Design (ICCAD), pages 40--47, Nov. 2007.

Digital Library

[9]

GotoBLAS2. http://www.tacc.utexas.edu/tacc-projects/gotoblas2.

[10]

hMETIS. http://glaros.dtc.umn.edu/gkhome/metis/hmetis/overview.

[11]

IBM Power Grid Benchmarks. http://dropzone.tamu.edu/pli/pgbench/.

[12]

D. Kouroussis, I. A. Ferzli, and F. N. Najm. Incremental partitioning-based vectorless power grid verification. In Proc. Int. Conf. Computer-Aided Design (ICCAD), pages 358--364, Nov. 2005.

Digital Library

[13]

D. Kouroussis and F. N. Najm. A static pattern-independent technique for power grid voltage integrity verification. In Proc. Design Automation Conf. (DAC), pages 99--104, Jun. 2003.

Digital Library

[14]

MOSEK. http://www.mosek.com/.

[15]

SuiteSparse. http://www.cise.ufl.edu/research/sparse/suitesparse/.

[16]

Y. Wang, X. Hu, C.-K. Cheng, G. K. H. Pang, and N. Wong. A realistic early-stage power grid verification algorithm based on hierarchical constraints. IEEE Trans. Computer-Aided Design, 31(1):109--120, Jan. 2012.

Digital Library

[17]

X. Xiong and J. Wang. An efficient dual algorithm for vectorless power grid verification under linear current constraints. In Proc. Design Automation Conf. (DAC), pages 837--842, Jun. 2010.

Digital Library

[18]

X. Xiong and J. Wang. A hierarchical matrix inversion algorithm for vectorless power grid verification. In Proc. Int. Conf. Computer-Aided Design (ICCAD), pages 543--550, 2010.

Digital Library

[19]

X. Xiong and J. Wang. Dual algorithms for vectorless power grid verification under linear current constraints. IEEE Trans. Computer-Aided Design, 30(10):1469--1482, Oct. 2011.

Digital Library

[20]

X. Xiong and J. Wang. Vectorless verification of RLC power grids with transient current constraints. In Proc. Int. Conf. Computer-Aided Design (ICCAD), pages 548--554, 2011.

Digital Library

[21]

X. Xiong and J. Wang. Verifying RLC power grids with transient current constraints. IEEE Trans. Computer-Aided Design, 2013.

Cited By

Moudallal ZNajm F(2016)Generating Current Budgets to Guarantee Power Grid SafetyIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.252465935:11(1914-1927)Online publication date: 1-Nov-2016
https://dl.acm.org/doi/10.1109/TCAD.2016.2524659
Yang JCai YZhou QZhao W(2015)A Selected Inversion Approach for Locality Driven Vectorless Power Grid VerificationIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.236552023:11(2617-2628)Online publication date: Nov-2015
https://doi.org/10.1109/TVLSI.2014.2365520
Wang YYao STao SChen XMa YShi YYang H(2015)HS3-DPG: Hierarchical Simulation for 3-D P/G NetworkIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.235858223:10(2307-2311)Online publication date: Oct-2015
https://doi.org/10.1109/TVLSI.2014.2358582
Show More Cited By

Index Terms

Constraint abstraction for vectorless power grid verification
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)

Recommendations

A static pattern-independent technique for power grid voltage integrity verification
DAC '03: Proceedings of the 40th annual Design Automation Conference

Design verification must include the power grid. Checking that the voltage on the power grid does not drop by more than some critical threshold is a very difficult problem, for at least two reasons: i) the obviously large size of the power grids for ...
Scalable vectorless power grid current integrity verification
DAC '13: Proceedings of the 50th Annual Design Automation Conference

To deal with the growing phenomenon of electromigration (EM), power grid current integrity verification becomes indispensable to designing reliable power delivery networks (PDNs). Unlike previous works that focus on vectorless voltage integrity ...
Power grid voltage integrity verification
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and design

Full-chip verification requires one to check if the power grid is safe, i.e., if the voltage drop on the grid does not exceed a certain threshold. The traditional simulation-based solution to this problem is computationally expensive, because of the ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '13: Proceedings of the 50th Annual Design Automation Conference

May 2013

1285 pages

ISBN:9781450320719

DOI:10.1145/2463209

Copyright © 2013 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CEDA

In-Cooperation

SIGBED: ACM Special Interest Group on Embedded Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 29 May 2013

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '13

Sponsor:

EDAC
SIGDA

DAC '13: The 50th Annual Design Automation Conference 2013

May 29 - June 7, 2013

Texas, Austin

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
75
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 11 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Moudallal ZNajm F(2016)Generating Current Budgets to Guarantee Power Grid SafetyIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.252465935:11(1914-1927)Online publication date: 1-Nov-2016
https://dl.acm.org/doi/10.1109/TCAD.2016.2524659
Yang JCai YZhou QZhao W(2015)A Selected Inversion Approach for Locality Driven Vectorless Power Grid VerificationIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.236552023:11(2617-2628)Online publication date: Nov-2015
https://doi.org/10.1109/TVLSI.2014.2365520
Wang YYao STao SChen XMa YShi YYang H(2015)HS3-DPG: Hierarchical Simulation for 3-D P/G NetworkIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.235858223:10(2307-2311)Online publication date: Oct-2015
https://doi.org/10.1109/TVLSI.2014.2358582
Xiong XWang J(2015)Vectorless transient power grid verification: A case study with IBM benchmarks2015 IEEE Symposium on Electromagnetic Compatibility and Signal Integrity10.1109/EMCSI.2015.7107698(271-276)Online publication date: Mar-2015
https://doi.org/10.1109/EMCSI.2015.7107698
Moudallal ZNajm F(2015)Generating circuit current constraints to guarantee power grid safetyThe 20th Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2015.7059031(358-365)Online publication date: Jan-2015
https://doi.org/10.1109/ASPDAC.2015.7059031
Yao SChen XWang YMa YXie YYang H(2014)Efficient region-aware P/G TSV planning for 3D ICsFifteenth International Symposium on Quality Electronic Design10.1109/ISQED.2014.6783321(171-178)Online publication date: Mar-2014
https://doi.org/10.1109/ISQED.2014.6783321

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents