Area Optimization of Arithmetic Units by Component Sharing for FPGAs (Abstract Only)
Abstract
References
Index Terms
- Area Optimization of Arithmetic Units by Component Sharing for FPGAs (Abstract Only)
Recommendations
Configurable Multimode Embedded Floating-Point Units for FPGAs
Performance of field-programmable gate arrays (FPGAs) used for floating-point applications is poor due to the complexity of floating-point arithmetic. Implementing floating-point units (FPUs) on FPGAs consume a large amount of resources. This makes ...
Integrated-Circuit Logarithmic Arithmetic Units
This correspondence examines integrated-circuit logarithmic arithmetic units which include adders, subtracters, multipliers, and dividers. The design of these arithmetic units is reviewed, and an example arithmetic unit which performs multiplication ...
Design and characterization of NULL convention arithmetic logic units
In this paper, a number of 4-bit, 8-operation arithmetic logic units (ALUs) are designed using the delay-insensitive NULL convention logic paradigm, and are characterized in terms of speed and area. Both dual-rail and quad-rail, pipelined and non-...
Comments
Information & Contributors
Information
Published In
![cover image ACM Conferences](/cms/asset/82e88ced-5bb6-4038-b43a-41ab9d79393c/2684746.cover.jpg)
- General Chair:
- George A. Constantinides,
- Program Chair:
- Deming Chen
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Poster
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in