Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3307650.3322219acmconferencesArticle/Chapter ViewAbstractPublication PagesiscaConference Proceedingsconference-collections
research-article

Cryogenic computer architecture modeling with memory-side case studies

Published: 22 June 2019 Publication History

Abstract

Modern computer architectures suffer from lack of architectural innovations, mainly due to the power wall and the memory wall. That is, architectural innovations become infeasible because they can prohibitively increase power consumption and their performance impacts are eventually bounded by slow memory accesses. To address the challenges, making computer systems run at ultra-low temperatures (or cryogenic computer systems) has emerged as a highly promising solution as both power consumption and wire resistivity are expected to significantly reduce at ultra-low temperatures. However, cryogenic computers have not been yet realized as computer architects do not fully understand the behaviors of existing computer systems and their cost effectiveness at such ultra-low temperatures.
In this paper, we first develop CryoRAM, a validated computer architecture simulation tool to incorporate cryogenic memory devices. For this work, we focus on 77K temperature (easily achieved by applying low-cost liquid nitrogen), at which modern CMOS devices still reliably operate. We also focus on reducing the temperature of memory devices only as a pilot study prior to building a full cryogenic computer. Next, driven by the modeling tool, we propose our temperature-aware memory device and architecture designs to improve the DRAM access speed by 3.8 times or reduce the power consumption to 9.2%. Finally, we provide three promising case studies using cryogenic memories to significantly improve (1) server performance (up to 2.5 times), (2) server power (down to 6% on average), and (3) datacenter's power cost (by 8.4%).
We will release our modeling and simulation tools deliberately implemented on top of only open-source simulators combined, even though some experiments were conducted under industry-confidential environments.

References

[1]
J. W. Arblaster. 2015. Thermodynamic Properties of Copper. Journal of Phase Equilibria and Diffusion 36, 5 (01 Oct 2015), 422--444.
[2]
F Balestra, L Audaire, and C Lucas. 1987. Influence of substrate freeze-out on the characteristics of MOS transistors at very low temperatures. Solid-state electronics 30, 3 (1987), 321--327.
[3]
N Balshaw. 1996. Practical cryogenics. And introduction to laboratory cryogenics. (1996).
[4]
Randall F Barron. 1999. Cryogenic heat transfer. CRC press.
[5]
Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh Sardashti, et al. 2011. The gem5 simulator. ACM SIGARCH Computer Architecture News 39, 2 (2011), 1--7.
[6]
Chris Brady. {n.d.}. Memtest86.
[7]
Kirk M Bresniker, Sharad Singhal, and R Stanley Williams. 2015. Adapting to thrive in a new economy of memory abundance. Computer 48, 12 (2015), 44--53.
[8]
William D Callister Jr and David G Rethwisch. 2012. Fundamentals of materials science and engineering: an integrated approach. John Wiley & Sons.
[9]
K. Chen, S. Li, N. Muralimanohar, J. H. Ahn, J. B. Brockman, and N. P. Jouppi. 2012. CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory. In 2012 Design, Automation Test in Europe Conference Exhibition (DATE). 33--38.
[10]
Miyuru Dayarathna, Yonggang Wen, and Rui Fan. 2015. Data center energy consumption modeling: A survey. IEEE Communications Surveys & Tutorials 18, 1 (2015), 732--794.
[11]
Robert H Dennard, Fritz H Gaensslen, V Leo Rideout, Ernest Bassous, and Andre R LeBlanc. 1974. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE Journal of Solid-State Circuits 9, 5 (1974), 256--268.
[12]
Michael Ferdman, Almutaz Adileh, Onur Kocberber, Stavros Volos, Mohammad Alisafaee, Djordje Jevdjic, Cansu Kaynak, Adrian Daniel Popescu, Anastasia Ailamaki, and Babak Falsafi. 2012. Clearing the clouds: a study of emerging scale-out workloads on modern hardware. In ACM SIGPLAN Notices, Vol. 47. ACM, 37--48.
[13]
P. Flubacher, A. J. Leadbetter, and J. A. Morrison. 1959. The heat capacity of pure silicon and germanium and properties of their vibrational frequency spectra. The Philosophical Magazine: A Journal of Theoretical Experimental and Applied Physics 4, 39 (1959), 273--294.
[14]
WH Henkels, D-S Wen, RL Mohler, RL Franch, TJ Bucelot, CW Long, JA Bracchitta, WJ Cote, GB Bronner, Y Taur, et al. 1991. A 4-Mb low-temperature DRAM. IEEE journal of solid-state circuits 26, 11 (1991), 1519--1529.
[15]
John L Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News 34, 4 (2006), 1--17.
[16]
C. Y. Ho, R. W. Powell, and P. E. Liley. 1972. Thermal Conductivity of the Elements. Journal of Physical and Chemical Reference Data 1, 2 (1972), 279--421.
[17]
Yukikazu Iwasa. 2009. Case studies in superconducting magnets: design and operational issues. Springer Science & Business Media.
[18]
Tao Jin, Jian-ping Hong, Hao Zheng, Ke Tang, and Zhi-hua Gan. 2009. Measurement of boiling heat transfer coefficient in liquid nitrogen bath by inverse heat conduction method. Journal of Zhejiang University-SCIENCE A 10, 5 (2009), 691--696.
[19]
Nam Sung Kim, Todd Austin, David Baauw, Trevor Mudge, Krisztián Flautner, Jie S Hu, Mary Jane Irwin, Mahmut Kandemir, and Vijaykrishnan Narayanan. 2003. Leakage current: Moore's law meets static power. computer 36, 12 (2003), 68--75.
[20]
Rakesh Kumar, Dean M Tullsen, Norman P Jouppi, and Parthasarathy Ranganathan. 2005. Heterogeneous chip multiprocessors. Computer 38, 11 (2005), 32--38.
[21]
Konstantin K Likharev and Vasilii K Semenov. 1991. RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Transactions on Applied Superconductivity 1, 1 (1991), 3--28.
[22]
BA Nayfeh and K Olukotun. 1997. A single-chip multiprocessor. Computer 30, 9 (1997), 79--85.
[23]
Edward J Nowak. 2002. Maintaining the benefits of CMOS scaling when scaling bogs down. IBM Journal of Research and Development 46, 2.3 (2002), 169--180.
[24]
Luiz E. Ramos, Eugene Gorbatov, and Ricardo Bianchini. 2011. Page Placement in Hybrid Memory Systems. In Proceedings of the International Conference on Supercomputing (ICS '11). ACM, New York, NY, USA, 85--95.
[25]
Robert R Schaller. 1997. Moore's law: past, present and future. IEEE spectrum 34, 6 (1997), 52--59.
[26]
Oleg Semenov, Arman Vassighi, and Manoj Sachdev. 2002. Impact of technology scaling on thermal behavior of leakage current in sub-quarter micron MOSFETs: perspective of low temperature current testing. Microelectronics Journal 33, 11 (2002), 985--994.
[27]
M. Shin, M. Shi, M. Mouis, A. Cros, E. Josse, G. T. Kim, and G. Ghibaudo. 2014. Low temperature characterization of 14nm FDSOI CMOS devices. In 2014 11th International Workshop on Low Temperature Electronics (WOLTE). 29--32.
[28]
Naoki Takeuchi, Dan Ozawa, Yuki Yamanashi, and Nobuyuki Yoshikawa. 2013. An adiabatic quantum flux parametron as an ultra-low-power logic device. Superconductor Science and Technology 26, 3 (2013), 035010.
[29]
Swamit S Tannu, Douglas M Carmean, and Moinuddin K Qureshi. 2017. Cryogenic-DRAM based memory system for scalable quantum computers: a feasibility study. In Proceedings of the International Symposium on Memory Systems. ACM, 189--195.
[30]
Fiona Wang, Thomas Vogelsang, Brent Haukness, and Stephen C Magee. 2018. DRAM Retention at Cryogenic Temperatures. In 2018 IEEE International Memory Workshop (IMW). IEEE, 1--4.
[31]
Fred Ware, Liji Gopalakrishnan, Eric Linstadt, Sally A McKee, Thomas Vogelsang, Kenneth L Wright, Craig Hampel, and Gary Bronner. 2017. Do superconducting processors really need cryogenic memories?: the case for cold DRAM. In Proceedings of the International Symposium on Memory Systems. ACM, 183--188.
[32]
Linda Wilson. 2013. International technology roadmap for semiconductors (ITRS). Semiconductor Industry Association (2013).
[33]
Steven JE Wilton and Norman P Jouppi. 1996. CACTI: An enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits 31, 5 (1996), 677--688.
[34]
Wm A Wulf and Sally A McKee. 1995. Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news 23, 1 (1995), 20--24.
[35]
X Xi, Mohan Dunga, Jin He, Weidong Liu, Kanyu M Cao, Xiaodong Jin, Jeff J Ou, Mansun Chan, Ali M Niknejad, Chenming Hu, et al. 2003. Bsim4. 3.0 mosfet model. Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, CA, Tech. Rep 94720 (2003), 30.
[36]
Runjie Zhang, Mircea R Stan, and Kevin Skadron. 2015. HotSpot 6.0: Validation, acceleration and extension. University of Virginia, Tech. Rep (2015).
[37]
Hongliang Zhao and Xinghui Liu. 2014. Modeling of a standard 0.35um CMOS technology operating from 77K to 300K. Cryogenics 59 (2014), 49 -- 59.
[38]
Wei Zhao and Yu Cao. 2006. New generation of predictive technology model for sub-45nm design exploration. In 7th International Symposium on Quality Electronic Design (ISQED'06). 6 pp.--590.

Cited By

View all
  • (2024)CoolDC: A Cost-Effective Immersion-Cooled Datacenter with Workload-Aware Temperature ScalingACM Transactions on Architecture and Code Optimization10.1145/366492521:3(1-27)Online publication date: 14-Sep-2024
  • (2024)SuperCore: An Ultra-Fast Superconducting Processor for Cryogenic Applications2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO61859.2024.00112(1532-1547)Online publication date: 2-Nov-2024
  • (2023)BIST-Supported Cryogenic Write Trimming With In-MRAM Computing Case StudyIEEE Transactions on Nanotechnology10.1109/TNANO.2023.324866222(126-135)Online publication date: 1-Jan-2023
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ISCA '19: Proceedings of the 46th International Symposium on Computer Architecture
June 2019
849 pages
ISBN:9781450366694
DOI:10.1145/3307650
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

In-Cooperation

  • IEEE-CS\DATC: IEEE Computer Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 June 2019

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. DRAM
  2. cryogenic computing
  3. memory
  4. modeling
  5. simulation

Qualifiers

  • Research-article

Conference

ISCA '19
Sponsor:

Acceptance Rates

ISCA '19 Paper Acceptance Rate 62 of 365 submissions, 17%;
Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)143
  • Downloads (Last 6 weeks)15
Reflects downloads up to 13 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2024)CoolDC: A Cost-Effective Immersion-Cooled Datacenter with Workload-Aware Temperature ScalingACM Transactions on Architecture and Code Optimization10.1145/366492521:3(1-27)Online publication date: 14-Sep-2024
  • (2024)SuperCore: An Ultra-Fast Superconducting Processor for Cryogenic Applications2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO)10.1109/MICRO61859.2024.00112(1532-1547)Online publication date: 2-Nov-2024
  • (2023)BIST-Supported Cryogenic Write Trimming With In-MRAM Computing Case StudyIEEE Transactions on Nanotechnology10.1109/TNANO.2023.324866222(126-135)Online publication date: 1-Jan-2023
  • (2023)Is the Future Cold or Tall? Design Space Exploration of Cryogenic and 3D Embedded Cache Memory2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS57527.2023.00022(134-144)Online publication date: Apr-2023
  • (2023)Stability Analysis of 6T SRAM at Deep Cryogenic Temperature for Quantum Computing Applications2023 IEEE International Symposium on Circuits and Systems (ISCAS)10.1109/ISCAS46773.2023.10181946(1-5)Online publication date: 21-May-2023
  • (2023)Cryogenic reconfigurable logic with superconducting heater cryotron: Enhancing area efficiency and enabling camouflaged processorsApplied Physics Letters10.1063/5.0170187123:15Online publication date: 10-Oct-2023
  • (2022)CryoWire: wire-driven microarchitecture designs for cryogenic computingProceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3503222.3507749(903-917)Online publication date: 28-Feb-2022
  • (2022)Toward 7 Bits per Cell: Synergistic Improvement of 3D Flash Memory by Combination of Single-crystal Channel and Cryogenic Operation2022 IEEE International Memory Workshop (IMW)10.1109/IMW52921.2022.9779301(1-4)Online publication date: May-2022
  • (2021)A Survey Describing Beyond Si Transistors and Exploring Their Implications for Future ProcessorsACM Journal on Emerging Technologies in Computing Systems10.1145/345314317:3(1-44)Online publication date: 30-Jun-2021
  • (2021)Gain-Cell Embedded DRAM Under Cryogenic Operation—A First StudyIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2021.308104329:7(1319-1324)Online publication date: 1-Jul-2021
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media