research-article

Network-on-Chip Intellectual Property Protection Using Circular Path--based Fingerprinting

Author:

Arnab Kumar BiswasAuthors Info & Claims

ACM Journal on Emerging Technologies in Computing Systems (JETC), Volume 17, Issue 1

Article No.: 4, Pages 1 - 22

https://doi.org/10.1145/3410024

Published: 17 September 2020 Publication History

Abstract

Intellectual property (IP) reuse is a well-known technique in chip design industry. But this technique also exposes a security vulnerability called IP stealing attack. Network-on-Chip (NoC) is an on-chip scalable communication medium and is used as an IP and sold by various vendors to be integrated in a Multiprocessor System-on-Chip (MPSoC). An attacker can launch IP stealing attack against NoC IP. In this article, we propose a NoC IP protection technique called circular path--based fingerprinting (CPF) using fingerprint embedding. We also provide a theoretical model using polyomino theory to get the number of distinct fingerprints in a NoC. We show that our proposed technique requires much less hardware overhead compared to an existing NoC IP security solution and also provides better security against removal and masking attacks. In particular, our proposed CPF technique requires 27.41% less router area compared to the existing solution. We also show that our CPF solution does not affect the normal packet latency and hence does not degrade the NoC performance.

References

[1]

Akashi Satoh and Toshihiro Katashita. 2013. Electronic circuit component authenticity determination method. US Patent 2013/0127442, May 23, 2013.

[2]

L. Azriel, R. Ginosar, S. Gueron, and A. Mendelson. 2017. Using scan side channel to detect IP theft. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 25, 12 (2017), 3268--3280.

[3]

Gill Barequet, Günter Rote, and Mira Shalah. 2016. λ > 4: An improved lower bound on the growth constant of polyominoes. Commun. ACM 59, 7 (June 2016), 88--95.

Digital Library

[4]

Mauro Barni, Franco Bartolini, Alessia De Rosa, and Alessandro Piva. 1999. Capacity of the watermark channel: How many bits can be hidden within a digital image? In Proc. SPIE, Vol. 3657. 3657--3657.

[5]

Georg T. Becker, Marc Fyrbiak, and Christian Kison. 2017. Hardware Obfuscation: Techniques and Open Challenges. Springer International Publishing, 105--123.

[6]

A. E. Caldwell, Hyun-Jin Choi, A. B. Kahng, S. Mantik, M. Potkonjak, Gang Qu, and J. L. Wong. 2004. Effective iterative techniques for fingerprinting design IP. IEEE Trans. Comput.-aided Des. Integ. Circ. Syst. 23, 2 (Feb. 2004), 208--215.

Digital Library

[7]

Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, and Davide Patti. 2017. Improving energy efficiency in wireless network-on-chip architectures. J. Emerg. Technol. Comput. Syst. 14, 1, Article 9 (2017).

Digital Library

[8]

C. H. Chang and L. Zhang. 2014. A blind dynamic fingerprinting technique for sequential circuit intellectual property protection. IEEE Trans. Comput.-aided Des. Integ. Circ. Syst. 33, 1 (Jan. 2014), 76--89.

Digital Library

[9]

Ming-You Chen, F. K. Hwang, and Chih-Hung Yen. 2006. Tessellating polyominos in the plane. Disc. Math. 306, 12 (2006), 1139--1144.

Digital Library

[10]

World Semiconductor Council. 2018. Winning the Battle Against Counterfeit Semiconductor Products. White Paper. Available at http://www.semiconductorcouncil.org/wp-content/uploads/2018/06/WSC-Anti-Counterfeiting-White-Paper-May-2018-Update.pdf.

[11]

Juergen Teich Daniel Ziener. 2007. Watermarking apparatus, software enabling an implementation of an electronic circuit comprising a watermark, method for detecting a watermark and apparatus for detecting a watermark. US Patent 2007/0220263, September 20, 2007.

[12]

Y. C. Fan. 2008. Testing-based watermarking techniques for intellectual-property identification in SOC design. IEEE Trans. Instrum. Measur. 57, 3 (Mar. 2008), 467--479.

[13]

Debora Halbert. 2016. Intellectual property theft and national security: Agendas and assumptions. Inf. Soc. 32, 4 (Aug. 2016), 256--268.

Digital Library

[14]

A. B. Kahng, J. Lach, W. H. Mangione-Smith, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe. 2001. Constraint-based watermarking techniques for design IP protection. IEEE Trans. Comput.-aided Des. Integ. Circ. Syst. 20, 10 (Oct. 2001), 1236--1252.

Digital Library

[15]

Andrew B. Kahng, Stefanus Mantik, Igor L. Markov, Miodrag Potkonjak, Paul Tucker, Huijuan Wang, and Gregory Wolfe. 1998. Robust IP watermarking methodologies for physical design. In Proceedings of the 35th Annual Design Automation Conference (DAC’98). ACM, New York, NY, 782--787.

Digital Library

[16]

D. A. Klarner and R. L. Rivest. 1973. A procedure for improving the upper bound for the number of n-ominoes. Canadian Journal of Mathematics 25 (1973), 585--602.

[17]

Bao Liu and Gang Qu. 2016. VLSI supply chain security risks and mitigation techniques: A survey. Integ. VLSI J. 55 (2016), 438--448.

[18]

Q. Liu, W. Ji, Q. Chen, and T. Mak. 2016. IP protection of mesh NoCs using square spiral routing. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 24, 4 (Apr. 2016), 1560--1573.

Digital Library

[19]

MarketsandMarkets 2019. Semiconductor Intellectual Property (IP) Market by Design IP (Processor IP, Interface IP, Memory IP), IP Source (Royalty and Licensing), Vertical (Consumer Electronics, Telecom, Industrial, Automotive, Commercial), and Region - Global Forecast to 2024. Retrieved from https://www.marketsandmarkets.com/Market-Reports/semiconductor-silicon-intellectual-property-ip-market-651.html.

[20]

Gang Qu. 2001. Keyless public watermarking for intellectual property authentication. In Information Hiding, Ira S. Moskowitz (Ed.). Springer Berlin, 96--111.

[21]

Gang Qu and Lin Yuan. 2012. Secure Hardware IPs by Digital Watermark. Springer New York, New York, NY, 123--141.

[22]

Debasri Saha and Susmita Sur-Kolay. 2011. SoC: A real platform for IP reuse, IP infringement, and IP protection. VLSI Des. 2011, 731957 (2011), 1--10.

[23]

Eric D. Shaw and Harley V. Stock. 2011. Behavioral Risk Indicators of Malicious Insider Theft of Intellectual Property: Misreading the Writing on the Wall. White Paper. Symantec.

[24]

Ryo Sugihara. 2001. Practical capacity of digital watermarks. In Information Hiding, Ira S. Moskowitz (Ed.). Springer Berlin, 316--330.

[25]

Mark (Mohammad) Tehranipoor, Ujjwal Guin, and Domenic Forte. 2015. Hardware IP Watermarking. Springer International Publishing, Cham, 203--222.

[26]

Mark Warren. 2015. Modern IP theft and the insider threat. Comput. Fraud Secur. 2015, 6 (2015), 5--10.

[27]

M. Williams. 2011. Intel: We could easily have CPUs with hundreds of cores. Retrieved from http://www.techradar.com/news/computing-components/processors/intel-we-could-easily-have-cpus-with-hundreds-of-cores-945723.

Cited By

Biswas ASikdar B(2022)Protecting Network-on-Chip Intellectual Property Using Timing Channel FingerprintingACM Transactions on Embedded Computing Systems10.1145/349556521:2(1-21)Online publication date: 8-Feb-2022
https://dl.acm.org/doi/10.1145/3495565
Charles SBindschaedler VMishra P(2022)Digital Watermarking for Detecting Malicious Intellectual Property Cores in NoC ArchitecturesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2022.316760630:7(952-965)Online publication date: 1-Jul-2022
https://dl.acm.org/doi/10.1109/TVLSI.2022.3167606
Charles SMishra P(2021)Securing on-Chip Communication Using Digital WatermarkingNetwork-on-Chip Security and Privacy10.1007/978-3-030-69131-8_9(219-252)Online publication date: 22-Jan-2021
https://doi.org/10.1007/978-3-030-69131-8_9

Index Terms

Network-on-Chip Intellectual Property Protection Using Circular Path--based Fingerprinting

Recommendations

Using Pattern of On-Off Routers and Links and Router Delays to Protect Network-on-Chip Intellectual Property
Intellectual Property (IP) reuse is a well known practice in chip design processes. Nowadays, network-on-chips (NoCs) are increasingly used as IP and sold by various vendors to be integrated in a multiprocessor system-on-chip (MPSoC). However, IP reuse ...
Protecting Network-on-Chip Intellectual Property Using Timing Channel Fingerprinting
The theft of Intellectual property (IP) is a serious security threat for all businesses that are involved in the creation of IP. In this article, we consider such attacks against IP for Network-on-Chip (NoC) that are commonly used as a popular on-chip ...
Interconnect intellectual property for network-on-chip (NoC)
Special issue: Networks on chip

As technology scales down, the interconnect for on-chip global communication becomes the delay bottleneck. In order to provide well-controlled global wire delay and efficient global communication, a Network-on-Chip (NoC) architecture was proposed by ...

Comments

Information & Contributors

Information

Published In

cover image ACM Journal on Emerging Technologies in Computing Systems

ACM Journal on Emerging Technologies in Computing Systems Volume 17, Issue 1

January 2021

232 pages

ISSN:1550-4832

EISSN:1550-4840

DOI:10.1145/3425108

Editor:
Ramesh Karri
Polytechnic Institute of New York University, USA

Issue’s Table of Contents

Copyright © 2020 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 17 September 2020

Accepted: 01 July 2020

Revised: 01 July 2020

Received: 01 January 2020

Published in JETC Volume 17, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
187
Total Downloads

Downloads (Last 12 months)21
Downloads (Last 6 weeks)3

Reflects downloads up to 04 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Biswas ASikdar B(2022)Protecting Network-on-Chip Intellectual Property Using Timing Channel FingerprintingACM Transactions on Embedded Computing Systems10.1145/349556521:2(1-21)Online publication date: 8-Feb-2022
https://dl.acm.org/doi/10.1145/3495565
Charles SBindschaedler VMishra P(2022)Digital Watermarking for Detecting Malicious Intellectual Property Cores in NoC ArchitecturesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2022.316760630:7(952-965)Online publication date: 1-Jul-2022
https://dl.acm.org/doi/10.1109/TVLSI.2022.3167606
Charles SMishra P(2021)Securing on-Chip Communication Using Digital WatermarkingNetwork-on-Chip Security and Privacy10.1007/978-3-030-69131-8_9(219-252)Online publication date: 22-Jan-2021
https://doi.org/10.1007/978-3-030-69131-8_9

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

HTML Format

View this article in HTML Format.

Media

Figures

Other

Tables

View Issue’s Table of Contents