research-article

Drift-tolerant Coding to Enhance the Energy Efficiency of Multi-Level-Cell Phase-Change Memory

Authors:

Yuan-Hao Chang,

Tei-Wei KuoAuthors Info & Claims

ISLPED '22: Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design

Article No.: 22, Pages 1 - 6

https://doi.org/10.1145/3531437.3539701

Published: 01 August 2022 Publication History

Abstract

Phase-Change Memory (PCM) has emerged as a promising memory and storage technology in recent years, and Multi-Level-Cell (MLC) PCM further reduces the per-bit cost to improve its competitiveness by storing multiple bits in each PCM cell. However, MLC PCM has high energy consumption issue in its write operations. In contrast to existing works that try to enhance the energy efficiency of the physical program&verify strategy for MLC PCM, this work proposes a drift-tolerant coding scheme to enable the fast write operation on MLC PCM without sacrificing any data accuracy. By exploiting the resistance drift and asymmetric write characteristic of PCM cells, the proposed scheme can reduce the write energy consumption of MLC PCM significantly. Meanwhile, a segmentation strategy is proposed to further improve the write performance with our coding scheme. A series of analyses and experiments was conducted to evaluate the capability of the proposed scheme. The results show that the proposed scheme can reduce 6.2–17.1% energy consumption and 3.2–11.3% write latency under six representative benchmarks, compared with the existing well-known schemes.

References

[1]

Jalil Boukhobza, Stéphane Rubini, Renhai Chen, and Zili Shao. 2017. Emerging NVM: A survey on architectural integration and research challenges. ACM Transactions on Design Automation of Electronic Systems (TODAES) (2017).

[2]

Yu-Ming Chang, Pi-Cheng Hsiu, Yuan-Hao Chang, and Che-Wei Chang. 2013. A resource-driven dvfs scheme for smart handheld devices. ACM Transactions on Embedded Computing Systems (TECS) 13, 3(2013), 1–22.

Digital Library

[3]

Yu-Ming Chang, Pi-Cheng Hsiu, Yuan-Hao Chang, Chi-Hao Chen, Tei-Wei Kuo, and Cheng-Yuan Michael Wang. 2016. Improving PCM endurance with a constant-cost wear leveling design. ACM Transactions on Design Automation of Electronic Systems (TODAES) (2016).

[4]

Yi-Shen Chen, Chun-Feng Wu, Yuan-Hao Chang, and Tei-Wei Kuo. 2021. A Write-friendly Arithmetic Coding Scheme for Achieving Energy-Efficient Non-Volatile Memory Systems. In Proceedings of the 26th Asia and South Pacific Design Automation Conference. 633–638.

Digital Library

[5]

Matthew R Guthaus, Jeffrey S Ringenberg, Dan Ernst, Todd M Austin, Trevor Mudge, and Richard B Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the fourth annual IEEE international workshop on workload characterization. IEEE, 3–14.

[6]

Jen-Wei Hsieh, Yuan-Hao Chang, and Yuan-Sheng Chu. 2013. Implementation strategy for downgraded flash-memory storage devices. ACM Transactions on Embedded Computing Systems (TECS) 12, 1s(2013), 1–29.

Digital Library

[7]

YN Hwang, CY Um, JH Lee, CG Wei, HR Oh, GT Jeong, HS Jeong, CH Kim, and CH Chung. 2010. MLC PRAM with SLC write-speed and robust read scheme. In 2010 Symposium on VLSI Technology. IEEE, 201–202.

[8]

Madhura Joshi, Wangyuan Zhang, and Tao Li. 2011. Mercury: A fast and energy-efficient multi-level cell based phase change memory system. In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. IEEE.

[9]

Sangbeom Kang, Woo Yeong Cho, Beak-Hyung Cho, Kwang-Jin Lee, Chang-Soo Lee, Hyung-Rok Oh, Byung-Gil Choi, Qi Wang, Hye-Jin Kim, Mu-Hui Park, 2006. A 0.1-um 1.8-V 256-Mb Phase-Change Random Access Memory (PRAM) With 66-MHz Synchronous Burst-Read Operation. IEEE Journal of Solid-State Circuits 42, 1 (2006), 210–218.

[10]

Win-San Khwa, Meng-Fan Chang, Jau-Yi Wu, Ming-Hsiu Lee, Tzu-Hsiang Su, Keng-Hao Yang, Tien-Fu Chen, Tien-Yen Wang, Hsiang-Pang Li, 2016. A Resistance Drift Compensation Scheme to Reduce MLC PCM Raw BER by Over 100x for Storage Class Memory Applications. IEEE Journal of Solid-State Circuits(2016).

[11]

Bing Li, Yu Hu, and Xiaowei Li. 2014. Short-SET: An energy-efficient write scheme for MLC PCM. In 2014 IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 1–6.

[12]

Bing Li, ShuChang Shan, Yu Hu, and Xiaowei Li. 2014. Partial-SET: Write speedup of PCM main memory. In 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1–4.

[13]

Huizhang Luo, Liang Shi, Qiao Li, Chun Jason Xue, and Edwin H-M Sha. 2018. Energy, latency, and lifetime improvements in MLC NVM with enhanced WOM code. In 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 554–559.

Digital Library

[14]

Moinuddin K Qureshi, Michele M Franceschini, Ashish Jagmohan, and Luis A Lastras. 2012. PreSET: Improving performance of phase change memories by exploiting asymmetry in write times. ACM SIGARCH Computer Architecture News 40, 3 (2012), 380–391.

Digital Library

[15]

Wei-Chen Wang, Yuan-Hao Chang, Tei-Wei Kuo, Chien-Chung Ho, Yu-Ming Chang, and Hung-Sheng Chang. 2019. Achieving lossless accuracy with lossy programming for efficient neural-network training on NVM-based systems. ACM Transactions on Embedded Computing Systems (TECS) 18, 5s(2019), 1–22.

Digital Library

[16]

JY Wu, WS Khwa, MH Lee, HP Li, SC Lai, TH Su, ML Wei, TY Wang, M BrightSky, TS Chen, 2015. Greater than 2-bits/cell MLC storage for ultra high density phase change memory using a novel sensing scheme. In 2015 Symposium on VLSI Technology (VLSI Technology). IEEE, T94–T95.

[17]

Ming-Chang Yang, Yuan-Hao Chang, Che-Wei Tsao, and Po-Chun Huang. 2013. New ERA: New efficient reliability-aware wear leveling for endurance enhancement of flash storage devices. In 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC). IEEE, 1–6.

Digital Library

[18]

Ming-Chang Yang, Yu-Ming Chang, Che-Wei Tsao, Po-Chun Huang, Yuan-Hao Chang, and Tei-Wei Kuo. 2014. Garbage collection and wear leveling for flash memory: Past and future. In 2014 International Conference on Smart Computing. IEEE, 66–73.

[19]

Hanbin Yoon, Justin Meza, Naveen Muralimanohar, Norman P Jouppi, and Onur Mutlu. 2014. Efficient data mapping and buffering techniques for multilevel cell phase-change memories. ACM Transactions on Architecture and Code Optimization (TACO) (2014).

[20]

Wangyuan Zhang and Tao Li. 2011. Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system. In 2011 IEEE/IFIP 41st International Conference on Dependable Systems & Networks (DSN). IEEE.

Digital Library

[21]

XianWei Zhang, Le Jang, Youao Zhang, Chuanjun Zhang, and Jun Yang. 2013. WoM-SET: Low power proactive-SET-based PCM write using WoM code. In International Symposium on Low Power Electronics and Design (ISLPED). IEEE.

[22]

Xianwei Zhang, Youtao Zhang, and Jun Yang. 2015. Tristate-set: Proactive set for improved performance of mlc phase change memories. In 2015 33rd IEEE International Conference on Computer Design (ICCD). IEEE, 659–665.

Digital Library

[23]

Mengying Zhao, Yuan Xue, Chengmo Yang, and Chun Jason Xue. 2015. Minimizing MLC PCM write energy for free through profiling-based state remapping. In The 20th Asia and South Pacific Design Automation Conference. IEEE, 502–507.

Cited By

Chen YChang YKuo T(2023)DTC: A Drift-Tolerant Coding to Improve the Performance and Energy Efficiency of -Level-Cell Phase-Change MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.324156342:10(3185-3195)Online publication date: 1-Oct-2023
https://dl.acm.org/doi/10.1109/TCAD.2023.3241563
Chen YWu CChang YKuo T(2023)Energy Efficiency Enhancement of SCM-Based Systems: Write-Friendly CodingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.320423142:5(1425-1437)Online publication date: 1-May-2023
https://dl.acm.org/doi/10.1109/TCAD.2022.3204231
Chou SChen YChen PChang YYang MKuo TChen YChang Y(2023)FSD: File-related Secure Deletion to Prolong the Lifetime of Solid-State Drives2023 IEEE 12th Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA58981.2023.00015(19-24)Online publication date: Aug-2023
https://doi.org/10.1109/NVMSA58981.2023.00015
Show More Cited By

Recommendations

DTC: A Drift-Tolerant Coding to Improve the Performance and Energy Efficiency of -Level-Cell Phase-Change Memory
Recently, phase-change memory (PCM) has emerged as a promising memory and storage technology. By storing multiple bits in a PCM cell, multi-level-cell (MLC) PCM further reduces the per-bit cost to improve its competitiveness. However, MLC PCM suffers from ...
Energy-efficient multi-level cell phase-change memory system with data encoding
ICCD '11: Proceedings of the 2011 IEEE 29th International Conference on Computer Design

Phase-change memory (PCM) is one of the most promising technologies among emerging non-volatile memories. Recently, the technology of multi-level cell (MLC) for PCM has been developed and a high capacity memory system can be implemented by storing ...
A durable and energy efficient main memory using phase change memory technology
ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture

Using nonvolatile memories in memory hierarchy has been investigated to reduce its energy consumption because nonvolatile memories consume zero leakage power in memory cells. One of the difficulties is, however, that the endurance of most nonvolatile ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISLPED '22: Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design

August 2022

192 pages

ISBN:9781450393546

DOI:10.1145/3531437

Editors:
Helen Li
Duke University
,
Charles Augustine
Intel
,
Ayse Kivilcim Coskun
Boston University
,
Swaroop Ghosh
Penn State University

Copyright © 2022 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 August 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

ISLPED '22

Sponsor:

SIGDA

ISLPED '22: ACM/IEEE International Symposium on Low Power Electronics and Design

August 1 - 3, 2022

MA, Boston, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
158
Total Downloads

Downloads (Last 12 months)44
Downloads (Last 6 weeks)0

Reflects downloads up to 27 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Chen YChang YKuo T(2023)DTC: A Drift-Tolerant Coding to Improve the Performance and Energy Efficiency of -Level-Cell Phase-Change MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.324156342:10(3185-3195)Online publication date: 1-Oct-2023
https://dl.acm.org/doi/10.1109/TCAD.2023.3241563
Chen YWu CChang YKuo T(2023)Energy Efficiency Enhancement of SCM-Based Systems: Write-Friendly CodingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.320423142:5(1425-1437)Online publication date: 1-May-2023
https://dl.acm.org/doi/10.1109/TCAD.2022.3204231
Chou SChen YChen PChang YYang MKuo TChen YChang Y(2023)FSD: File-related Secure Deletion to Prolong the Lifetime of Solid-State Drives2023 IEEE 12th Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA58981.2023.00015(19-24)Online publication date: Aug-2023
https://doi.org/10.1109/NVMSA58981.2023.00015
Chen YShih YHsieh J(2023)Mitigating Write Amplification of Dual-mode Flash Memory2023 20th International SoC Design Conference (ISOCC)10.1109/ISOCC59558.2023.10395978(243-244)Online publication date: 25-Oct-2023
https://doi.org/10.1109/ISOCC59558.2023.10395978
Hsu TChen YChen YChang YKuo T(2023)REFROM: Responsive, Energy-Efficient Frame Rendering for Mobile Devices2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)10.1109/ISLPED58423.2023.10244482(1-6)Online publication date: 7-Aug-2023
https://doi.org/10.1109/ISLPED58423.2023.10244482
Dharamjeet Chen YChen TKuan YChang Y(2022)LLSM: A Lifetime-Aware Wear-Leveling for LSM-Tree on NAND Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.319754241:11(3946-3956)Online publication date: 1-Nov-2022
https://dl.acm.org/doi/10.1109/TCAD.2022.3197542

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

HTML Format

View this article in HTML Format.

Figures

Tables

Media

View Table of Conten