Using VHDL for datapath synthesis
References
[1]
"VHDL Du langage a la mod~lisation", Airiau et al., Presses Polytechniques et Universitaires Romandes, CH-105 Lausanne Suisse.
[2]
"Development and Use of Flexible Blocks libraries", Berge et al., in procee~ngs ESSIRC'86, Delft, The Netherlands), pp 28-30
[3]
"Generation of Interactive Programming Environments~, D. Clement, Technique et Science Informatiques, Vol 9, no 2, 1990.
[4]
"FLAMEL : A High Level Hardware~ Compiler", H. Trickey, IEEE Transactions on Computer Aided Design, pp 259-269, March 1987.
[5]
"ASA: An A.I. application dedicated to architectural synthesis of integrated circuits", A. Fonkoua, Thesis of I.N.P.(3. Grenoble 1989.
[6]
"General Purpose High Speed Equalizer", S. Maginot et al., in proceedings IEEE 1990 CICC, PP 25.6.1 - 25.6.4
Index Terms
- Using VHDL for datapath synthesis
Recommendations
Advanced datapath synthesis using graph isomorphism
ICCAD '17: Proceedings of the 36th International Conference on Computer-Aided DesignThis paper presents an advanced DAG-based algorithm for datapath synthesis that targets area minimization using logic-level resource sharing. The problem of identifying common specification logic is formulated using unweighted graph isomorphism problem, ...
Comments
Information & Contributors
Information
Published In
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CS: Computer Society
Publisher
IEEE Computer Society Press
Washington, DC, United States
Publication History
Published: 01 November 1992
Check for updates
Qualifiers
- Article
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 1,020Total Downloads
- Downloads (Last 12 months)160
- Downloads (Last 6 weeks)17
Reflects downloads up to 15 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in