Computational Cost Reduction in Extracting Inductance
Abstract
Until now, the miniaturization by scaling law has developed the technology of VLSI circuits. With this miniaturization much faster speed and much better performance circuits have been obtained. This miniaturization is expected to continue and the clock speed will become much faster than now, which means that we have to encounter a problem that is caused by inductance. In these background there are a lot of papers in extraxting inductance. At the same time calculating inductance is considered very tiresome task because it needs a lot of computational cost of that. In this paper we introduce new ideas and new methods to reduce computational cost of calculating inductance. We have developed a frequency dependent inductance calculation simulator for cost reduction of calculating inductance and found that the results of the simulator had a good agreement with those of the conventional methods. With this simulator we also show some effects of inductance in circuit behavior.
References
[1]
A. Deutsch et al, "Modeling and characterization of long on-chip interconnections for highperformance microprocessors," IBM J. Res Develop Vol. 39 No. 5, pp. 547-567, SEPTEMBER 1995.
[2]
M. Kamon, M. Tsuk, and J. White, "FASTHENR Y: A Multipole-Accelerated 3-D Inductance Extraction Program," IEEE Trans. on MTT, vol. 42, No. 9, pp. 750- 1758, September 1994.
[3]
Y. Massoud, S. Majors, Tareq Bustami, and J. White, "Layout Techniques for Minimizing On-Chip Interconnect Self Inductance," DAC'98, Proceedings of 35th annual conference on Design automation conference, pp. 566-571, June 1998.
[4]
P. Restle, A. Ruehli, and Steven G. Walker "Dealing with Inductance in High-Speed Chip Design" DAC'99, Proceedings of 36th annual conference on Design automation conference, pp. 904-909, June 1999.
[5]
E.B. Rose, "The Self and Mutual Inductance of Linear Conductors," Bulletin of the National Bureau of Standards, vol.4, pp. 301-344, 1908.
[6]
D.A. Riore, "INDUCTANCE ON SILICON FOR SUB MICRON CMOS VLSI," SYMP. VLSI Circuits pp. 17- 18, 1993.
[7]
W. T. Weeks, L. L. Wu, M. F. McAllister, ard A. Singh, "Resistive and inductive skin effect in rectangular conductors, "IBM J. Res. Develop., Vol. 23, pp. 652-660, 1979.
[8]
E. Tuncer, Beom-Taek Lee, and D. P. Neikirk, "Interconnect Series Impedance Determination Using a Surface Ribbon Method," IEEE 3rd Topical Meeting on Electrical Performance of Electronic Packaging, Monterey, CA, Nov, 2-4, 1994, pp. 250-252.
[9]
B. T. Lee and D. P. Neikirk, "Minimum Segmentation in the Surface Ribbon Method for Series Impedance Calculations of Microstrip Lines," IEEE 5th Topical Meeting on Electrical Performance of Electronic Packaging, Napa, CA, Oct 28-30, 1996.
[10]
T. Mido and K. Asada, "Crosstalk Noise in High Density and High Speed Interconnections due to Inductive Coupling," Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC'97), pp. 215- 220, Jan., 1997.
[11]
Y. Eo and W. R. Eisenstadt, "High-Speed VLSI Interconnect Modeling Based on S-Parameter Measurement," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. CHMT-16, No. 5, pp. 555-562, August 1993.
Recommendations
Inductance Analysis of On-Chip Interconnects
EDTC '97: Proceedings of the 1997 European conference on Design and TestIt is generally believed that inductance analysis of on-chip interconnect becomes important when the clock frequency of circuits rises above GHz level. In this paper we show that this perception is not true. It becomes necessary to consider the ...
How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node?
2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)In this paper we study power, performance, and cost (PPC) tradeoffs for 2-tier, gate-level, full-chip GDS monolithic 3D ICs (M3D) built using a foundry-grade 7nm bulk FinFET technology. We first develop highly-accurate wafer and die cost models for 2D and ...
Shielding effect of on-chip interconnect inductance
Interconnect inductance introduces a shielding effect which decreases the effective capacitance seen by the driver of a circuit, reducing the gate delay. A model of the effective capacitance of an load driven by a CMOS inverter is presented. The ...
Comments
Information & Contributors
Information
Published In
March 2001
ISBN:0769510256
Copyright © Copyright (c) 2001 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Publisher
IEEE Computer Society
United States
Publication History
Published: 26 March 2001
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 10 Nov 2024