article

Formal system-level design space exploration

Authors:

Daniel Knorreck,

Ludovic Apvrille,

Renaud PacaletAuthors Info & Claims

Concurrency and Computation: Practice & Experience, Volume 25, Issue 2

Pages 250 - 264

https://doi.org/10.1002/cpe.2802

Published: 01 February 2013 Publication History

Abstract

DIPLODOCUS is a UML profile intended for the modeling and the formal verification of real-time and embedded applications commonly executed on complex Systems-on-Chip. DIPLODOCUS implements the Y-chart approach, that is, application and HW architecture e.g., CPUs, bus, memories are first described independently and are subsequently related to each other in a mapping stage. Abstract tasks and communication primitives are therefore mapped onto platform elements like buses and CPUs. DIPLODOCUS endows all models with a formal semantics, thereby paving the way for formal proofs both before and after mapping. More concretely, application, architecture, and mapping models can be edited in TTool - an open-source toolkit - using UML diagrams. Then, pre-mapping or post-mapping UML models may be automatically transformed into a LOTOS-based representation. This specification is in turn amenable to model-checking techniques to evaluate properties of the system, for example, safety, schedulability, and performance properties. A smart card system serves as case study to illustrate the formal verification capabilities of DIPLODOCUS. Copyright © 2012 John Wiley & Sons, Ltd.

References

[1]

Kienhuis B, Deprettere EF, Wolf Pvd, Vissers KA. A methodology to design programmable embedded systems - the Y-chart approach. In Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS. Springer-Verlag: London, UK, 2002; pp.18-37.

Digital Library

[2]

Apvrille L etal. A UML-based environment for system design space exploration. 13th IEEE International Conference on Electronics, Circuits and Systems ICECS'2006, Nice, France, 2006.

[3]

Knorreck D, Apvrille L, Pacalet R. Fast simulation techniques for design space exploration. In Objects, Components, Models and Patterns, Lecture Notes in Business Information Processing, Vol.Volume 33. Springer Berlin Heidelberg, 2009; pp.308-327.

[4]

Apvrille L. TTool for DIPLODOCUS: an environment for design space exploration. 8th Annual International Conference on New Technologies of Distributed Systems NOTERE'2008, Lyon, France, 2008.

Digital Library

[5]

TTool. http://labsoc.comelec.enst.fr/turtle/ttool.html.

[6]

ISO-LOTOS. A formal description technique based on the temporal ordering of observational behaviour. Draft International Standard 8807, International Organization for Standardization - Information Processing Systems - Open Systems Interconnection, Geneva, 1987.

[7]

Muhammad W etal. Abstract application modeling for system design space exploration. Euromicro Conference on Digital System Design DSD'06, Dubrovnik, Croatia, 2006.

[8]

Balarin F etal. Hardware-Software Co-design of Embedded Systems, the POLIS Approach, 5thed. Kluwer Academic Publishers: Netherlands, 2003.

[9]

Assayad I, Yovine S. A framework for modelling and performance analysis of multiprocessor embedded systems: models and benefits. Proceedings of the 8th Conference on Nouvelles Technologies de la Distribution NOTERE'2007, Marrakech, Morocco, 2007.

[10]

Avnit K, Sowmya A. A formal approach to design space exploration of protocol converters. Design, Automation and Test in Europe Conference and Exhibition, 2009. DATE'09, Nice, France, 2009; pp.129-134.

[11]

Marculescu R, Ogras UY, Zamora NH. Computation and communication refinement for multiprocessor SoC design: a system-level perspective. ACM Transactions on Design Automation of Electronic Systems 2006; Volume 11 Issue 3: pp.564-592.

[12]

Hendriks M, Verhoef M. Timed automata based analysis of embedded system architectures. Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International, Rhodes, Greece, 2006; pp.179-179.

[13]

Watanabe Y. Metropolis: an integrated environment for electronic system design, Cadence Berkeley Labs, 2001.

[14]

Wolf PVD etal. A methodology for architecture exploration of heterogeneous signal processing systems. 1999 IEEE Workshop on Signal Processing Systems SiPS99, Taipei, Taiwan, 1999.

[15]

Chatelain A etal. High-level architectural co-simulation using Esterel and C. Proceedings of the Ninth International Symposium on Hardware/Software Codesign, Copenhagen, Denmark, 2001.

Digital Library

[16]

Schattkowsky T etal. A model-based approach for executable specifications on reconfigurable hardware. Design, Automation and Test in Europe Conference and Exhibition, 2005. DATE'05, Munich, Germany, 2005; pp.692-697.

[17]

Kukkala P etal. Performance modeling and reporting for the UML 2.0 design of embedded systems. International Symposium on System-on-Chip, 2005. Proceedings, Tampere, Finland, 2005; pp.50-53.

[18]

Vidal J, deLamotte F, Gogniat G, Soulard P, Diguet JP. A co-design approach for embedded system modeling and code generation with UML and MARTE. Design, Automation and Test in Europe Conference and Exhibition, 2009. DATE'09, Nice, France, 2009; pp.226-231.

[19]

Woodside M, Petriu DC, Petriu DB, Shen H, Israr T, Merseguer J. Performance by unified model analysis PUMA. WOSP '05: Proceedings of the 5th International Workshop on Software and Performance, ACM, New York, NY, USA, 2005; pp.1-12.

Digital Library

[20]

Viehl A, Schonwald T, Bringmann O, Rosenstiel W. Formal performance analysis and simulation of UML/sysML models for ESL design. Design, Automation and Test in Europe Conference and Exhibition, 2006. DATE'06 2006; Volume 1: pp.1-6.

[21]

Ristau B, Limberg T, Fettweis G. A mapping framework for guided design space exploration of heterogeneous MP-SoCs. Design, Automation and Test in Europe Conference and Exhibition, 2008. DATE'08, Munich, Germany, 2008; pp.780-783.

[22]

Hamann A, Jersak M, Richter K, Ernst R. A framework for modular analysis and exploration of heterogeneous embedded systems. Real-Time Systems 2006; Volume 33 Issue 1-3: pp.101-137.

[23]

Henia R, Hamann A, Jersak M, Racu R, Richter K, Ernst R. System level performance analysis - the SymTA/S approach. Computers and Digital Techniques, IEE Proceedings - 2005; Volume 152 Issue 2: pp.148-166.

[24]

Wodey P, Camarroque G, Baray F, Hersemeule R, Cousin JP. LOTOS code generation for model checking of STBus based SoC: the STBus interconnection. This paper appears in: Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings. First ACM and IEEE International Conference on, Mont St. Michel, France, 2003; pp.204-213.

[25]

OMG. UML 2.0 Superstructure Specification, Geneva, 2003. http://www.omg.org/docs/ptc/03-08-02.pdf.

[26]

Garavel H, Lang F, Mateescu R, Serwe W. CADP 2006: a toolbox for the construction and analysis of distributed processes. In Computer Aided Verification CAV'2007, Vol.Volume 4590: Berlin, Germany, 2007; pp.158-163.

[27]

Jaber C, Kanstein A, Apvrille L, Baghdadi A, Moenner PL, Pacalet R. High-level system modeling for rapid HW/SW architecture exploration. Proc. of the 20th IEEE/IFIP International Symposium on Rapid System Prototyping RSP'2009, Paris, France, 2009.

Digital Library

[28]

Apvrille L etal. TURTLE: a real-time UML profile supported by a formal validation toolkit. In IEEE Transactions on Software Engineering, Vol. Volume 30, 2004; pp.473-487.

Digital Library

[29]

Ahumada S etal. Specifying Fractal and GCM components with UML. XXVI International Conference of the Chilean Computer Science Society SCCC'07, Iquique, Chile, 2007.

Digital Library

[30]

Knorreck D, Apvrille L, Saqui-Sannes Pd. TEPE: a SysML language for time-constrained property modeling and formal verification. <bookSeriesTitle>Proceedings of the Third IEEE International Workshop UML and Formal Methods - ULM&FM'2010</bookSeriesTitle>, 2010.

[31]

Knorreck D, Apvrille L, Pacalet R. An interactive system level simulation environment for Systems on Chip. ERTSS - Embedded Real Time Software and Systems, Toulouse, France, 2010.

[32]

Iso 7816 smart card standard:. http://www.cardwerk.com/smartcards/smartcard_standard_ISO7816.aspx.

[33]

Idrees MS, Roudier Y, Apvrille L. A framework towards the efficient identification and modelling of security requirements. Fifth Conference on the Security of Network Architecture and Information Systems SAR-SSI 2010, Menton, France, 2010.

Cited By

Sultan BApvrille LEgyed AWimmer MChechik MCombemale B(2024)AI-Driven Consistency of SysML DiagramsProceedings of the ACM/IEEE 27th International Conference on Model Driven Engineering Languages and Systems10.1145/3640310.3674079(149-159)Online publication date: 22-Sep-2024
https://dl.acm.org/doi/10.1145/3640310.3674079

Formal system-level design space exploration

Recommendations

A Formal Foundation for Metamodeling
Ada-Europe '09: Proceedings of the 14th Ada-Europe International Conference on Reliable Software Technologies

The concept of formal metamodel will contribute significantly to the core principles of the OMG Model Driven Architecture (MDA). The OMG standard for metamodeling is the Meta Object Facility (MOF) meta-metamodel that defines a common way for capturing ...
A Formal Object Approach to the Design of ZML

This paper addresses two issues: how formal object modeling techniques facilitate the XML application development and how XML technology helps formal/graphical software design process. In particular, the paper presents a XML/XSL approach to the ...
Embedded System Verification Using Formal Model an Approach Based on the Combined Use of UML and Maude Language

The approach proposed in this article presents a formal verification of embedded systems. The method relies on an automated modeling and code generation based on the systems' behavior. The key concept is the combined use of a subset of UML behavior ...

Comments

Information & Contributors

Information

Published In

cover image Concurrency and Computation: Practice & Experience

Concurrency and Computation: Practice & Experience Volume 25, Issue 2

February 2013

129 pages

ISSN:1532-0626

EISSN:1532-0634

Issue’s Table of Contents

Publisher

John Wiley and Sons Ltd.

United Kingdom

Publication History

Published: 01 February 2013

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Sultan BApvrille LEgyed AWimmer MChechik MCombemale B(2024)AI-Driven Consistency of SysML DiagramsProceedings of the ACM/IEEE 27th International Conference on Model Driven Engineering Languages and Systems10.1145/3640310.3674079(149-159)Online publication date: 22-Sep-2024
https://dl.acm.org/doi/10.1145/3640310.3674079

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents