Skip header Section
Skip Bibliometrics Section
High-Level Synthesis for Real-Time Digital Signal ProcessingJanuary 1993
Abstract
No abstract available.
Cited By
- Doboli A and Doboli S (2021). A novel agent-based, evolutionary model for expressing the dynamics of creative open-problem solving in small groups, Applied Intelligence, 51:4, (2094-2127), Online publication date: 1-Apr-2021.
- Petrovsky N, Rybenkov E and Petrovsky A (2017). Embedded distributed arithmetic based quaternions multiplier of paraunitary filter bank for lossless-to-lossy image coding, Microprocessors & Microsystems, 52:C, (510-522), Online publication date: 1-Jul-2017.
- Gajski D and Vahid F (1995). Specification and Design of Embedded Hardware-Software Systems, IEEE Design & Test, 12:1, (53-67), Online publication date: 1-Jan-2010.
- Gajski D, Vahid F, Narayan S and Gong J SpecSyn Readings in hardware/software co-design, (108-124)
Govindarajan S and Vemuri R Improving the schedule quality of static-list time-constrained scheduling (poster paper) Proceedings of the conference on Design, automation and test in Europe- Govindarajan S and Vemuri R Cone Based Clustering for List Scheduling Algorithms Proceedings of the 1997 European conference on Design and Test
- Van Rompaey K, Bolsens I, De Man H and Verkest D CoWare—a design environment for heterogenous hardware/software systems Proceedings of the conference on European design automation, (252-257)
- Muench A, Glesner M and Wehn N An Efficient ILP-Based Scheduling Algorithm for Control-Dominated VHDL Descriptions Proceedings of the 9th international symposium on System synthesis
- OEberg J, Isoaho J, Ellervee P, Jantsch A and Hemani A A Rule-Based Approach for Improving Allocation of Filter Structures in HLS Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
- Isshiki T and Dai W High-level bit-serial datapath synthesis for multi-FPGA systems Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, (167-173)
- Schmit H and Thomas D Array mapping in behavioral synthesis Proceedings of the 8th international symposium on System synthesis, (90-95)
- Schwiegershausen M and Pirsch P A system level design methodology for the optimization of heterogeneous multiprocessors Proceedings of the 8th international symposium on System synthesis, (162-169)
- Schwiegershausen M and Pirsch P A formal approach for the optimization of heterogeneous multiprocessors for complex image processing schemes Proceedings of the conference on European design automation, (8-13)
- Holmes N and Gajski D Architectural exploration for datapaths with memory hierarchy Proceedings of the 1995 European conference on Design and Test
- Kolson D, Nicolau A and Dutt N Integrating program transformations in the memory-based synthesis of image and video algorithms Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, (27-30)
- Balasa F, Catthoor F and De Man H Dataflow-driven memory allocation for multi-dimensional signal processing systems Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, (31-34)
- Goossens G, Bolsens I, Lin B and Catthoor F Design of heterogeneous ICs for mobile and personal communication systems Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, (524-531)
- Gajski D and Ramachandran L (1994). Introduction to High-Level Synthesis, IEEE Design & Test, 11:4, (44-54), Online publication date: 1-Oct-1994.
Recommendations
High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective
High-level test synthesis is a special class of high-level synthesis having testability as one of the important components. This article presents a detailed survey on recent developments in high-level test synthesis from a synthesis process flow ...