Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2429384.2429426acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
research-article

Impact of range and precision in technology on cell-based design

Published: 05 November 2012 Publication History

Abstract

With the introduction of non-planar CMOS technologies in commercial designs, the effects of the range and precision allowed in a technology is an important. The limited range and precision (i.e. granularity) in a technology, and consequently, in a standard cell design, may result in significant penalties in the power and delay performance in a design. In this work, the impact of the range and precision is examined by providing a new framework for estimating the power suboptimality incurred by a design relative to a given library. Methods that predict the suboptimality well, both qualitatively and quantitatively, and the implications on standard cell library design are explored. While no other methods for estimating suboptimality are known, compared to a method derived from literature, our method provides a nearly 2x better estimate for vth assignment and 10x improvement for gate sizing.

References

[1]
Nangate Open Cell Library v1.3. Available from http://www.si2.org/openeda.si2.org/projects/nangatelib.
[2]
R. Afonso, M. Rahman, H. Tennakoon, and C. Sechen. Power efficient standard cell library design. In IEEE Dallas Circuits and Systems Workshop,(DCAS), pages 1--4. IEEE, 2009.
[3]
F. Beeftink, P. Kudva, D. Kung, R. Puri, and L. Stok. Combinatorial cell design for cmos libraries. Integration, the VLSI Journal, 29(1): 67--93, 2000.
[4]
F. Beeftink, P. Kudva, D. Kung, and L. Stok. Gate-size selection for standard cell libraries. Proc. ICCAD, pages 545--550, Nov 1998.
[5]
J. Fishburn and A. Dunlop. TILOS: A Posynomial Approach to Transistor Sizing. Proc. ICCAD, 1985.
[6]
J. Lee and P. Gupta. Discrete Circuit Optimization: Library Based Gate Sizing and Threshold Voltage Assignment. Now Publishers, 2012.
[7]
P. Mishra, A. Muttreja, and N. Jha. Finfet circuit design. Nanoelectric Circuit Design, page 23, 2010.
[8]
C. Pacha et al. Circuit design issues in multi-gate fet cmos technologies. In IEEE ISSCC, pages 1656--1665. IEEE, 2006.
[9]
T. Sakurai and A. Newton. Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE JSSC, 25(2): 584--594, apr 1990.
[10]
V. Singhal and G. Girishankar. Optimal gate size selection for standard cells in a library. In IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software, pages 47--50, 2006.
[11]
D. Stroobandt, P. Verplaetse, and J. van Campenhout. Generating synthetic benchmark circuits for evaluating cad tools. IEEE TCAD, 19(9): 1011--1022, sep 2000.
[12]
J. Warnock. Circuit design challenges at the 14nm technology node. In Proc. DAC, pages 464--467, june 2011.
[13]
C. Yeh et al. A low operating power finfet transistor module featuring scaled gate stack and strain engineering for 32/28nm soc technology. In IEEE Int. Electron Devices Meeting (IEDM), pages 34--1. IEEE, 2010.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '12: Proceedings of the International Conference on Computer-Aided Design
November 2012
781 pages
ISBN:9781450315739
DOI:10.1145/2429384
  • General Chair:
  • Alan J. Hu
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2012

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Research-article

Funding Sources

Conference

ICCAD '12
Sponsor:

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 50
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 12 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media