Article

Multi-objective mapping for mesh-based NoC architectures

Authors:

CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Pages 182 - 187

https://doi.org/10.1145/1016720.1016765

Published: 08 September 2004 Publication History

Get Access

Abstract

In this paper we present an approach to multi-objective exploration of the mapping space of a mesh-based network-on-chip architecture. Based on evolutionary computing techniques, the approach is an efficient and accurate way to obtain the Pareto mappings that optimize performance and power consumption. Integration of the approach in an exploration framework with a kernel based on an event-driven trace-based simulator makes it possible to take account of important dynamic effects that have a great impact on mapping. Validation on both synthesized traffic and real applications (an MPEG-2 encoder/decoder system) confirms the efficiency, accuracy and scalability of the approach.

References

[1]

I. D. 13818-2. MPEG-2 video. ISO standard, 1994.

Google Scholar

[2]

N. Banerjee, P. Vellanki, and K. S. Chatha. A power and performance model for network-on-chip architectures. In Design, Automation and Test in Europe, pages 1250--1255, Feb. 16--20 2004.

Digital Library

Google Scholar

[3]

W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Design Automation Conference, pages 684--689, Las Vegas, Nevada, USA, 2001.

Digital Library

Google Scholar

[4]

M. Graphics. Inventra intellectual property cores. http://www.mentor.com/inventra/cores/.

Google Scholar

[5]

Altera. Altera intellectual property: IP megastore. http://www.altera.com/products/ip/.

Google Scholar

[6]

Philips Electronics. Philips' IP portfolio. http://www.semiconductors.philips.com.

Google Scholar

[7]

A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Oberg, P. Ellervee, and D. Lundqvist. Lowering power consumption in clock by using globally asynchronous locally synchronous design style. In ACM IEEE Design Automation Conference, pages 873--878. ACM Press, 1999.

Digital Library

Google Scholar

[8]

J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In Asia & South Pacific Design Automation Conference, Jan. 2003.

Digital Library

Google Scholar

[9]

T. Lei and S. Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In Euromicro Symposium on Digital Systems Design, Sept. 1--6 2003.

Digital Library

Google Scholar

[10]

P. Mazumder and E. M. Rudnick. Genetic Algorithms for VLSI Design, Layout & Test Automation. Prentice Hall, Inc., 1999.

Digital Library

Google Scholar

[11]

S. Murali and G. D. Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In Design, Automation, and Test in Europe, pages 896--901. IEEE Computer Society, Feb. 16--20 2004.

Digital Library

Google Scholar

[12]

S. G. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, and O. P. Gangwal. Cost-performance trade-offs in networks on chip: A simulation-based approach. In Design, Automation, and Test in Europe, pages 896--901. IEEE Computer Society, Feb. 16--20 2004.

Digital Library

Google Scholar

[13]

D. Sylvester and K. Keutzer. Getting to the bottom of deep submicron. In IEEE/ACM International Conference on Computer-aided design, pages 203--211. ACM Press, 1998.

Digital Library

Google Scholar

[14]

E. Zitzler, M. Laumanns, and L. Thiele. SPEA2: Improving the performance of the strength pareto evolutionary algorithm. In Evolutionary Methods for Design, Optimization and Control with Applications to Industrial Problems, pages 95--100, Athens, Greece, Sept. 2001.

Google Scholar

Cited By

View all

Kullu PYigit-Sert SOzkan-Okay MAr Y(2023)An Artificial Bee Colony Based Mapping Method for Three Dimensional Network-on-Chip2023 International Conference on Emerging Trends in Networks and Computer Communications (ETNCC)10.1109/ETNCC59188.2023.10284966(1-6)Online publication date: 16-Aug-2023
https://doi.org/10.1109/ETNCC59188.2023.10284966
Jang JYang H(2023)A Runtime Switchable Multi-Phase Convolutional Neural Network for Resource-Constrained SystemsIEEE Access10.1109/ACCESS.2023.328799811(62449-62461)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3287998
Sikandar SBaloch NHussain FAmin WZikria YYu H(2021)An Optimized Nature-Inspired Metaheuristic Algorithm for Application Mapping in 2D-NoCSensors10.3390/s2115510221:15(5102)Online publication date: 28-Jul-2021
https://doi.org/10.3390/s21155102
Show More Cited By

Index Terms

Multi-objective mapping for mesh-based NoC architectures

Recommendations

Multi-Objective Mapping for Mesh-Based NoC Architectures
CODES+ISSS '04: Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004

In this paper we present an approach to multi-objective exploration of the mapping space of a mesh-based network-on-chip architecture. Based on evolutionary computing techniques, the approach is an efficient and accurate way to obtain the Pareto ...
Application mapping of mesh based-NoC using multi-objective genetic algorithm

Network on Chip (NoC) is a new paradigm for design core based System on Chip (SoC) which supports high degree of reusability and provides increase computation power. This paper addresses the problem of topological mapping of intellectual properties (IPs) ...
Reliable noc mapping based on scatter search
ICICA'12: Proceedings of the Third international conference on Information Computing and Applications

Network-on-Chip (NoC) is a promising interconnection solution for systems on chip. Mapping Intellectual Property (IP) cores onto NoC architecture is an important phase of NoC design. It affects heavily the NoC performance. In this paper, we propose a ...

Comments

Information & Contributors

Information

Published In

CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

September 2004

266 pages

ISBN:158113 9373

DOI:10.1145/1016720

General Chairs:
Alex Orailoglu
University of California, San Diego, CA
,
Pai H. Chou
University of California, Irvine, CA
,
Program Chairs:
Petru Eles
Linköping University, Sweden
,
Axel Jantsch
Royal Institute of Technology, Sweden

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 08 September 2004

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

CODES/ISSS04

Sponsor:

CODES/ISSS04: Second IEEE/ACM/IFIP International CODES/ ISSS 2004 Merged Conference

September 8 - 10, 2004

Stockholm, Sweden

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

88
Total Citations
View Citations
1,213
Total Downloads

Downloads (Last 12 months)17
Downloads (Last 6 weeks)2

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kullu PYigit-Sert SOzkan-Okay MAr Y(2023)An Artificial Bee Colony Based Mapping Method for Three Dimensional Network-on-Chip2023 International Conference on Emerging Trends in Networks and Computer Communications (ETNCC)10.1109/ETNCC59188.2023.10284966(1-6)Online publication date: 16-Aug-2023
https://doi.org/10.1109/ETNCC59188.2023.10284966
Jang JYang H(2023)A Runtime Switchable Multi-Phase Convolutional Neural Network for Resource-Constrained SystemsIEEE Access10.1109/ACCESS.2023.328799811(62449-62461)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3287998
Sikandar SBaloch NHussain FAmin WZikria YYu H(2021)An Optimized Nature-Inspired Metaheuristic Algorithm for Application Mapping in 2D-NoCSensors10.3390/s2115510221:15(5102)Online publication date: 28-Jul-2021
https://doi.org/10.3390/s21155102
Khasanov RRobledo JMenard CGoens ACastrillon J(2021)Domain-specific Hybrid Mapping for Energy-efficient Baseband Processing in Wireless NetworksACM Transactions on Embedded Computing Systems10.1145/347699120:5s(1-26)Online publication date: 17-Sep-2021
https://dl.acm.org/doi/10.1145/3476991
Xu SMeyer MJiang XWatanabe T(2019)A Traffic-Robust Routing Algorithm for Network-on-Chip Systems2019 IEEE 13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)10.1109/MCSoC.2019.00037(209-216)Online publication date: Oct-2019
https://doi.org/10.1109/MCSoC.2019.00037
Kullu PAr YTosun SOzdemir S(2019)Mapping application‐specific topology to mesh topology with reconfigurable switchesIET Computers & Digital Techniques10.1049/iet-cdt.2018.520214:1(9-16)Online publication date: 5-Sep-2019
https://doi.org/10.1049/iet-cdt.2018.5202
OH CYI SYI Y(2018)Real-Time and Energy-Efficient Face Detection on CPU-GPU Heterogeneous Embedded PlatformsIEICE Transactions on Information and Systems10.1587/transinf.2018PAP0004E101.D:12(2878-2888)Online publication date: 1-Dec-2018
https://doi.org/10.1587/transinf.2018PAP0004
Romanov AAmerikanov ALezhnev E(2018)Analysis of Approaches for Synthesis of Networks-on-chip by Using Circulant TopologiesJournal of Physics: Conference Series10.1088/1742-6596/1050/1/0120711050(012071)Online publication date: 26-Jul-2018
https://doi.org/10.1088/1742-6596/1050/1/012071
He HFang FWang W(2018)Improved Simulated Annealing Genetic Algorithm based Low power mapping for 3D NoCMATEC Web of Conferences10.1051/matecconf/201823202022232(02022)Online publication date: 19-Nov-2018
https://doi.org/10.1051/matecconf/201823202022
Khan SAnjum SGulzari UIshmanov FPalesi MAfzal M(2018)An optimized hybrid algorithm in term of energy and performance for mapping real time workloads on 2d based on-chip networksApplied Intelligence10.1007/s10489-018-1246-748:12(4792-4804)Online publication date: 1-Dec-2018
https://dl.acm.org/doi/10.1007/s10489-018-1246-7
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations